


PB96-148531



# TEMPORAL PROOF METHODOLOGIES FOR REAL-TIME SYSTEMS



DISTRIBUTION DESCRIPTION A

Approved for public release;
Distribution Unlimited

Report Nos: STAN-CS-91-1383

<u>Title</u>: Temporal Proof Methodologies for Real-Time Systems.

Date: Sep 90

Authors: T. A. Henzinger, Z. Manna, and A. Pnueli.

Performing Organization: Stanford Univ., CA. Dept. of Computer Science.\*\*Weizmann Inst. of Science, Rehovoth (Israel). Dept. of Applied Mathematics.

Sponsoring Organization: \*National Science Foundation, Washington, DC.\*Defense Advanced Research Projects Agency, Arlington, VA.\*Air Force Office of Scientific Research, Bolling AFB, DC.

Contract Nos: DARPA-N00039-84-C-0211, AFOSR-90-0057, NSF-CCR-89-11512, NSF-CCR-89-13641

NTIS Field/Group Codes: 62B (Computer Software)

Price: PC A04/MF A01

Availability: Available from the National Technical Information Service, Springfield, VA. 22161

Number of Pages: 51p

Keywords: \*Real time systems, \*Time, \*Requirements, \*Proving, Models, Multiprocessing, Message processing, Multiprogramming, Syntax, Semantics, Scheduling, Systems analysis.

Abstract: The authors extend the specification language of temporal logic, the corresponding verification framework, and the underlying computational model to deal with real-time properties of reactive systems. The abstract notion of timed transition systems generalizes traditional transition systems conservatively: qualitative systems requirements are replaced (and superseded) by quantitative lower-bound and upper-bound timing contraints on transitions. This framework can model real-time upper-bound timing contraints on transitions. This framework can model real-time systems that communicate either through shared variables or by message passing and systems that communicate either through shared variables or by message passing and systems that communicate either through shared variables or real-time systems. While the first approach uses bounded versions of temporal operators, the second while the first approach uses bounded versions of temporal operators, the second approach allows explicit references to time through a special clock variable. Corresponding to the two styles of specification, the authors present and compare two fundamentally different proof methodologies for the verification of timing fundamentally different proof methodologies for the verification of timing requirements that are expressed in these styles. For the bounded-operator style, the authors provide a set of proof rules for establishing bounded-invariance and bounded-response properties of timed transition systems. This approach generalizes the standard temporal proof rules for verifying invariance and response properties conservatively. For the explicit-clock style, the authors exploit the observation that every time-bounded property is a safety property and use the standard temporal proof rules for establishing safety properties.



# **Temporal Proof Methodologies for Real-Time Systems**

by

T. Henzinger, Z. Manna, A. Pnueli

# **Department of Computer Science**

Stanford University
Stanford, California 94305



REPRODUCED BY:
U.S. Department of Commerce
National Technical Information Service
Springfield, Virginia 22161

# REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

PB96-148531	ND DATES COVERED
TEMPORAL PROOF METHODOLOGIES FOR REAL-TIME SYSTEMS	S. FUNDING NUMBERS
THOMAS A. HENZÎNGER ZOHAR MANNA AMÎR PNUELÎ PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)	8. PERFORMING ORGANIZATION
DEPT. OF COMPUTER SCIENCE STANFORD UNIVERSITY STANFORD, CA 94305	STAN-CS-91-1383
SPONSORING MONITORING AGENCY NAME(S) AND ADDRESS(ES)	10. SPONSORING / MONITORING AGENCY REPORT NUMBER
DARPA ARLINGTON, VA 22209	N00039-84C-0211
UNLIMITED	12b. DISTRIBUTION CODE
stract. We extend the specification language of temporal logic, to imework, and the underlying computational model to deal with resystems. The abstract notion of timed transition systems generalizes conservatively: qualitative fairness requirements are replaced (and lower-bound and upper-bound timing constraints on transitions. The time systems that communicate either through shared variables or by issues such as time-outs, process priorities (interrupts), and process we exhibit two styles for the specification of real-time systems. We exhibit two styles for the specification of real-time systems. We bounded versions of temporal operators, the second approach allow through a special clock variable. Corresponding to the two styles of compare two fundamentally different proof methodologies for the verification that are expressed in these styles. For the bounded-operator style, we for establishing bounded-invariance and bounded-response properties.  4. This approach generalizes the standard temporal proof rules for verifications conservatively. For the explicit-clock style, we exploit the bounded property is a safety property and use the standard temporal safety properties.	al-time properties of reactive traditional transition systems superseded) by quantitative is framework can model realmessage passing and real-time scheduling.  While the first approach uses we explicit references to time specification, we present and fication of timing requirements be provide a set of proof rules so of timed transition systems. fying invariance and response to observation that every time-

# Temporal Proof Methodologies for Real-time Systems<sup>1,2</sup>

Thomas A. Henzinger
Department of Computer Science
Stanford University

Zohar Manna
Department of Computer Science
Stanford University
and
Department of Applied Mathematics
The Weizmann Institute of Science

Amir Pnueli
Department of Applied Mathematics
The Weizmann Institute of Science

September 19, 1991

Abstract. We extend the specification language of temporal logic, the corresponding verification framework, and the underlying computational model to deal with real-time properties of reactive systems. The abstract notion of timed transition systems generalizes traditional transition systems conservatively: qualitative fairness requirements are replaced (and superseded) by quantitative lower-bound and upper-bound timing constraints on transitions. This framework can model real-time systems that communicate either through shared variables or by message passing and real-time issues such as time-outs, process priorities (interrupts), and process scheduling.

We exhibit two styles for the specification of real-time systems. While the first approach uses bounded versions of temporal operators, the second approach allows explicit references to time through a special clock variable. Corresponding to the two styles of specification, we present and compare two fundamentally different proof methodologies for the verification of timing requirements that are expressed in these styles. For the bounded-operator style, we provide a set of proof rules for establishing bounded-invariance and bounded-response properties of timed transition systems. This approach generalizes the standard temporal proof rules for verifying invariance and response properties conservatively. For the explicit-clock style, we exploit the observation that every time-bounded property is a safety property and use the standard temporal proof rules for establishing safety properties.

<sup>&</sup>lt;sup>1</sup>This research was supported in part by an IBM graduate fellowship, by the National Science Foundation grants CCR-89-11512 and CCR-89-13641, by the Defense Advanced Research Projects Agency under contract N00039-84-C-0211, by the United States Air Force Office of Scientific Research under contract AFOSR-90-0057, and by the European Community ESPRIT Basic Research Action project 3096 (SPEC).

<sup>&</sup>lt;sup>2</sup>An abbreviated version of this paper appeared in the proceedings of the 18th Annual ACM Symposium on *Principles of Programming Languages* (1991).

# 1 Introduction

It is self-evident that the most sensitive and critical among reactive systems, and therefore the ones for which formal methods are needed most direly, are real-time systems. The qualitative requirement of responsiveness, that every environment stimulus p must be followed by a system response q, is no longer adequate for real-time systems; it has to be replaced by the stronger quantitative requirement of timed responsiveness, which imposes a bound on the time interval that is permissible between the stimulus p and the response q. Temporal logic has been used successfully for the specification and verification of qualitative properties of reactive systems (see, for example, [Pnu86] for a survey). Over the past few years, there have been several suggestions for extending the expressive power of temporal logic to handle timing constraints. These attempts can be roughly classified into two approaches.

The first approach, to which we refer as the bounded-operator approach, introduces for each temporal operator, such as  $\Diamond$  (eventually) one or more time-bounded versions. For example, while the formula  $\Diamond q$  asserts that the event q will happen "eventually" but puts no time bound on when it will happen, the formula  $\Diamond_{\leq 3} q$  predicts an occurrence of q within 3 time units from now. The early proposal [BH81] can be viewed as a precursor of this approach to the specification of timing properties, which is advocated in [KVdR83, KdR85, Koy90], where the bounded-operator language is called Metric Temporal Logic, and in [SPE84]. Bounded-operator temporal logics are analyzed for their complexity and expressiveness in [EMSS89] and in [AH90, AFH91].

An alternative approach to the specification of timing constraints of reactive systems introduces no new temporal operators but interprets, at each state, one of the nonrigid state variables (we use the variable t) as the current time. We refer to this approach as the explicit-clock approach, because the only new element is the ability to refer explicitly to the clock. Scattered examples of this method of expressing timing properties are presented in [PdR82], in [Ron84], and in [Har88, PH88]. A more systematic exposition of this approach and its applications can be found in [Ost90], where the explicit-clock language is called Real-time Temporal Logic. Explicit-clock temporal logics are analyzed for their complexity and expressiveness in [AH90] and in [HLP90].

To compare the two approaches, consider the requirement of a timely response q to stimulus p within at most 3 time units. In the bounded-operator approach, this requirement is specified by the formula

$$p \rightarrow \diamondsuit_{<3} q$$
.

In the explicit-clock approach, it is expressed by the formula

$$(p \wedge \mathbf{t} = T) \rightarrow \Diamond (q \wedge \mathbf{t} \leq T + 3),$$

where the rigid variable T is used to record the time of the p-state.

The main contribution of this paper is the elaboration of two proof systems that correspond, respectively, to the two styles for the specification of timing requirements.

It is a well-known observation that with the introduction of an explicit-clock variable, all time-bounded properties can be defined by safety formulas ([Hen91a]). For example, the timed response property that, in either style, is expressed above by a liveness-like formula (employing the liveness

operator  $\diamondsuit$ ) can alternatively be specified by a formula that uses the clock variable t and the safety operator U (unless):

$$(p \land \mathbf{t} = T) \rightarrow (\mathbf{t} \le T + 3) \cup q.$$

This formula asserts that if p happens at time T, then from this point on the time will not exceed T+3 either forever (which is ruled out by an axiom that requires time to progress eventually) or until q happens. Consequently, q must occur within 3 time units from p. It follows from this translation that no new proof rules are necessary for the explicit-clock style of timed specification; all time-bounded properties can, in principle, be verified using a standard, uniform set of timeless rules.

On the other hand, when pursuing the bounded-operator style of timed specification, one discerns a clear dichotomy between *upper-bound* properties such as the bounded-response formula  $p \to \diamondsuit_{\leq 3} q$  considered above, and *lower-bound* properties, such as the bounded-invariance formula

$$p \rightarrow \square_{<3} \neg q$$

which states that q cannot happen sooner than 3 time units after any occurrence of p. While upper-bound properties assert that "something good" will happen within a specified amount of time, lower-bound properties assert that "nothing bad" will happen for a certain amount of time. Clearly, while the class of upper-bound properties bears a close resemblance to *liveness* properties, the class of lower-bound properties closely resembles safety properties. The proof system we present cultivates this similarity by including separate proof principles for the classes of lower-bound and upper-bound properties. These proof principles can easily be seen to be natural extensions of the standard proof rules for the untimed safety (invariance) and liveness (response) classes, respectively.

In our model, we assume a global, discrete, and asynchronous clock, whose actions (clock ticks) are interleaved with the other system actions ([HMP90]). In some other work aimed at the formal analysis of real-time systems, it has been claimed that while this *interleaving* model of computation may be adequate for the qualitative analysis of reactive systems, it is inappropriate for the real-time analysis of programs, and a more realistic model, such as *maximal parallelism* or even *continuous time*, is needed ([KSdR+88]). One of the points that we demonstrate in this paper is a refutation of this claim. We show that by a careful incorporation of time into the interleaving model, we can still model adequately most of the phenomena that occur in the timed execution of programs. Yet we retain the important economic advantage of interleaving models, namely, that at any point only one transition can occur and has to be analyzed.

Part I discusses the modeling of real-time systems by transition systems. In Section 2, we introduce the abstract computational model of timed transition systems. The subsequent two sections illustrate how concrete real-time systems and typical real-time phenomena can be mapped into this model. We begin, in Section 3, with the representation of real-time processes that are executed in parallel and communicate either through a shared memory or by message passing. Although the timeless interleaving of concurrent activities identifies true parallelism with (sequential) nondeterminism, when time is of the essence, we can no longer ignore the difference between multiprocessing, where each parallel task is executed on a separate machine, and multiprogramming, where several tasks reside on the same machine. This is because questions of priorities, interrupts, and scheduling of tasks may strongly influence the ability of a system to meet its timing constraints. These issues in modeling time-sharing systems are discussed in Section 4.

Part II follows with techniques for the verification of timed transition systems. Section 5 introduces the bounded-operator specification language, and Section 6 presents a proof system for this language. In Section 7, we discuss the alternative, explicit-clock, approach. Section 8 concludes by giving completeness results for both methods.

### Part I

# Modeling Real-time Systems

We define the formal semantics of a real-time system as a set of timed execution sequences. This is done in two steps. First, we introduce the abstract notion of timed transition systems and identify the possible timed execution sequences (computations) of any such system. Then, we consider concrete real-time systems and show how to interpret the concrete constructs within the abstract model. We demonstrate that this framework can model a wide variety of real-time phenomena that are encountered in practice, including the timed execution of both multiprocessing and multiprogramming systems.

# 2 Abstract Model: Timed Transition Systems

The basic computational model we use is that of transition systems ([Kel76, Pnu77]), which we generalize by imposing timing constraints on the transitions. A transition system  $S = \langle V, \Sigma, \Theta, \mathcal{T} \rangle$  consists of four components:

- 1. a finite set V of variables.
- 2. a set  $\Sigma$  of states. Every state  $\sigma \in \Sigma$  is an interpretation of V; that is, it assigns to every variable  $x \in V$  a value  $\sigma(x)$  in its domain.
- 3. a subset  $\Theta \subseteq \Sigma$  of initial states.
- 4. a finite set T of transitions, including the idle transition  $\tau_I$ . Every transition  $\tau \in T$  is a binary relation on  $\Sigma$ ; that is, it defines for every state  $\sigma \in \Sigma$  a (possibly empty) set of  $\tau$ -successors  $\tau(\sigma) \subseteq \Sigma$ . We say that the transition  $\tau$  is enabled on a state  $\sigma$  iff  $\tau(\sigma) \neq \emptyset$ . In particular, the *idle* (stutter) transition

$$\tau_I = \{(\sigma, \sigma) \mid \sigma \in \Sigma\}$$

is enabled on every state.

An infinite sequence  $\sigma = \sigma_0 \sigma_1 \dots$  of states is an *initialized computation* (execution sequence, run) of the transition system  $S = \langle V, \Sigma, \Theta, T \rangle$  iff it satisfies the following two requirements:

Initiality  $\sigma_0 \in \Theta$ .

**Consecution** For all  $i \geq 0$  there is a transition  $\tau \in \mathcal{T}$  such that  $\sigma_{i+1} \in \tau(\sigma_i)$  (which is also denoted by  $\sigma_i \xrightarrow{\tau} \sigma_{i+1}$ ). We say that the transition  $\tau$  is taken at position i and completed at position i+1.

We incorporate time into the transition system model by assuming that all transitions happen "instantaneously," while real-time constraints restrict the times at which transitions may occur. The timing constraints are classified into two categories: lower-bound and upper-bound requirements. They ensure that transitions occur neither too early nor too late, respectively. All of our time bounds are nonnegative integers N. The absence of a lower-bound requirement is modeled by a lower bound of 0; the absence of an upper-bound requirement by an upper bound of  $\infty$ . For notational convenience, we assume that  $\infty \geq n$  for all  $n \in \mathbb{N}$ . A timed transition system  $S = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$  consists of an underlying transition system  $S^- = \langle V, \Sigma, \Theta, \mathcal{T} \rangle$  as well as

- 5. a minimal delay  $l_{\tau} \in \mathbb{N}$  for every transition  $\tau \in \mathcal{T}$ . We require that  $l_{\tau_I} = 0$ .
- 6. a maximal delay  $u_{\tau} \in \mathbb{N} \cup \{\infty\}$  for every transition  $\tau \in \mathcal{T}$ . We require that  $u_{\tau} \geq l_{\tau}$  for all  $\tau \in \mathcal{T}$ , and that  $u_{\tau} = \infty$  if  $\tau$  is enabled on any initial state in  $\Theta$ . In particular,  $u_{\tau_I} = \infty$ .

Let  $T_0 \subseteq T$  be the set of transitions with the maximal delay 0. To allow time to progress, we put a restriction on these transitions. We require that there is no sequence

$$\sigma_0 \xrightarrow{\tau_0} \sigma_1 \xrightarrow{\tau_1} \cdots \xrightarrow{\tau_{n-1}} \sigma_n$$

of states and transitions such that  $n > |\mathcal{T}_0|$  and  $\tau_i \in \mathcal{T}_0$  for all  $0 \le i < n$ . This condition ensures the operationality (machine-closure) of timed transition systems ([Hen91a]).

#### Timed state sequences

We model the ticks of a fictitious global clock by the integers Z. A timed state sequence  $\rho = (\sigma, T)$  consists of an infinite sequence  $\sigma$  of states  $\sigma_i \in \Sigma$ , where  $i \geq 0$ , and an infinite sequence T of corresponding times (clock values)  $T_i \in Z$  that satisfy the following conditions:

Bounded monotonicity For all  $i \geq 0$ ,

either 
$$T_{i+1} = T_i$$
,  
or  $T_{i+1} = T_i + 1$  and  $\sigma_{i+1} = \sigma_i$ ;

that is, time never decreases. It may increase, by at most 1, only between two consecutive states that are identical. The case that the time stays the same between two identical states is referred to as a *stuttering step*; the case that the time increases by 1 is called a *clock tick*.

**Progress** For all  $i \ge 0$  there is some j > i such that  $T_i < T_j$ ; that is, time never stagnates. Thus there are infinitely many clock ticks in every timed state sequence.

By  $\rho^i = (\sigma^i, \mathsf{T}^i)$  we denote the *i*-th suffix of the timed state sequence  $\rho$ ; it consists of the infinite sequence  $\sigma^i = \sigma_i \sigma_{i+1} \dots$  of states and the infinite sequence  $\mathsf{T}^i = \mathsf{T}_i \mathsf{T}_{i+1} \dots$  of times. Note that  $\rho^i$  is, for all  $i \geq 0$ , again a timed state sequence; that is, the set of timed state sequences is closed under suffixes.

#### Timed execution sequences

Just as the execution sequences of transition systems are infinite state sequences, we model the execution sequences of timed transition systems by timed state sequences. The timed state sequence  $\rho = (\sigma, \mathsf{T})$  is an *initialized computation* of the timed transition system  $S = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$  iff the state sequence  $\sigma$  is an initialized computation of the underlying transition system  $S^-$  and

**Lower bound** For every transition  $au \in \mathcal{T}$  and all positions  $i \geq 0$  and  $j \geq i$  with  $\mathsf{T}_j < \mathsf{T}_i + l_{ au}$ ,

```
if \tau is taken at position j, then \tau is enabled on \sigma_i.
```

In other words, once enabled,  $\tau$  is delayed for at least  $l_{\tau}$  clock ticks; it can be taken only after being continuously enabled for  $l_{\tau}$  time units. Any transition that is enabled initially, on the first state of a timed state sequence, can be taken immediately (as if it has been enabled forever).

Upper bound For every transition  $\tau \in \mathcal{T}$  and position  $i \geq 0$ , there is some position  $j \geq i$  with  $T_j \leq T_i + u_\tau$  such that

```
either \tau is not enabled on \sigma_j, or \tau is taken at position j.
```

In other words, once enabled,  $\tau$  is delayed for at most  $u_{\tau}$  clock ticks; it cannot be continuously enabled for more than  $u_{\tau}$  time units without being taken. Since the maximal delay of every transition that is enabled initially must be  $\infty$ , the first state change of an initialized computation may occur at any (integer) time.

The computations of a timed transition system are obtained by closing the set of initialized computations under suffixes: the timed state sequence  $\rho$  is an *computation* of S iff  $\rho$  is a suffix of an initialized computation of S.

Note that at both stuttering steps and clock ticks, the idle transition  $\tau_I$  is taken. We consider all computations of the system S to be infinite. Finite (terminating as well as deadlocking) computations can be represented by infinite extensions that add only idle transitions. The computations of any timed transition system are, furthermore, closed under stuttering and under shifting the origin of time:

- The addition of finitely many stuttering steps to a timed state sequence does not alter the property of being a computation of S.
- The addition of an integer constant to all times of a timed state sequence does not alter the property of being a computation of S. In other words, timed transition systems cannot refer to absolute time. Thus we will often assume, without loss of generality, that the time of the first state change of a computation is 0.

Since the state component of any computation of S is a computation of the underlying untimed transition system  $S^-$ , ordinary timeless reasoning is sound for timed transition systems: every untimed property of infinite state sequences that is satisfied by all computations of  $S^-$ , is also satisfied by all computations of S. The converse, however, is generally not true. The timing constraints of S can be viewed as filters that prohibit certain possible behaviors of  $S^-$ . Special cases are a minimal delay 0 and a maximal delay  $\infty$  for a transition  $\tau$ . While the former does not rule out any computations of  $S^-$ , the latter adds to  $S^-$  a weak-fairness (justice) assumption in the sense of [MP89a]:  $\tau$  cannot be continuously enabled without being taken. By  $S_j^-$  we denote the weakly-fair transition system that is obtained from the transition system  $S^-$  underlying S by adding weak-fairness requirements for all transitions with infinite maximal delays.

# 3 Concrete Model: Multiprocessing Systems

The concrete real-time systems we consider first consist of a fixed number of sequential real-time programs that are executed in parallel, on separate processors, and communicate through a shared memory. We show how time-outs and real-time response can be programmed in this language. Then we add message passing primitives for process synchronization and communication.

# 3.1 Syntax: Timed transition diagrams

A shared-variables multiprocessing system P has the form

$$\{\theta\}[P_1||\ldots||P_m].$$

Each process  $P_i$ , for  $1 \le i \le m$ , is a sequential nondeterministic real-time program over the finite set  $U_i$  of private (local) data variables and the finite set  $U_s$  of shared data variables. The formula  $\theta$ , called the data precondition of P, restricts the initial values of the variables in

$$U = U_s \cup \bigcup_{1 \leq i \leq m} U_i.$$

The real-time programs  $P_i$  can be alternatively presented in a textual programming language or as transition diagrams. We shall use the latter, graphical, representation. For this purpose, we extend the untimed transition diagram language by labeling transitions with minimal and maximal time delays. A timed transition diagram for the process  $P_i$  is a finite directed graph whose vertices  $L_i = \{\ell_0^i, \dots \ell_{n_i}^i\}$  are called locations. The entry location — usually  $\ell_0^i$  — is indicated as follows:



The intended meaning of the entry location  $\ell_0^i$  is that the control of the process  $P_i$  starts at the location  $\ell_0^i$ . The component processes of a system are not required to start synchronously (i.e., at the same time). Each edge in the graph is labeled by a guarded instruction, a minimal delay  $l \in \mathbb{N}$  and a maximal delay  $u \in \mathbb{N} \cup \{\infty\}$  such that  $u \geq l$ :

$$\underbrace{\ell_j^i} \quad \frac{c \rightarrow \bar{x} := \bar{e}}{[l,u]} \underbrace{\ell_k^i}$$

where the guard c is a boolean expression,  $\bar{z}$  is a vector of variables, and  $\bar{e}$  an equally typed vector of expressions (the guard *true* and the delay interval  $[0, \infty]$  are usually suppressed; for the empty vector nil, the instruction  $c \to nil := nil$  is abbreviated to c?). We require that every cycle in the graph consists of no fewer than two edges, at least one of which is labeled by a positive (nonzero) maximal delay.

The intended operational meaning of the given edge is as follows. The minimal delay l guarantees that whenever the control of the process  $P_i$  has resided at the location  $\ell_j^i$  for at least l time units during which the guard c has been continuously true, then  $P_i$  may proceed to the location  $\ell_k^i$ . The

maximal delay u ensures that whenever the control of the process  $P_i$  has resided at  $\ell_i^i$  for u time units during which the guard c has been continuously true, then  $P_i$  must proceed to  $\ell_k^i$ . In doing so, the control of  $P_i$  moves to the location  $\ell_k^i$  "instantaneously," and the current values of  $\bar{e}$  are assigned to the variables  $\bar{x}$ . In general, a process may have to proceed via several edges all of whose guards have been continuously true for their corresponding maximal delays. In this case, any such edge is chosen nondeterministically. It follows that the control of a process  $P_i$  may remain at a location  $\ell_j^i$  forever only in one of two situations: if  $\ell_j^i$  has no outgoing edges, we say that  $P_i$  has terminated; if each of the guards that are associated with the outgoing edges of the location  $\ell_j^i$  is false infinitely often, we say that  $P_i$  has deadlocked. The second condition is necessary (although not sufficient) for stagnation, because if one guard is true forever, then the corresponding maximal delay  $u \leq \infty$  guarantees the progress of  $P_i$ .

# 3.2 Semantics: Timed transition systems

The operational view of timed transition diagrams can be captured by a simple translation into the abstract model of timed transition systems. With the given shared-variables multiprocessing system

$$P: \{\theta\}[P_1||\ldots||P_m],$$

we associate the following timed transition system  $S_P = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$ :

- 1.  $V = U \cup \{\pi_1, \dots, \pi_m\}$ . Each control variable for  $\pi_i$ , where  $1 \leq i \leq m$ , ranges over the set  $L_i \cup \{\bot\}$ . The value of  $\pi_i$  indicates the location of the control of the process  $P_i$ ; it is  $\bot$  (undefined) before the process  $P_i$  starts.
- 2.  $\Sigma$  contains all interpretations of V.
- 3.  $\Theta$  is the set of all states  $\sigma \in \Sigma$  such that  $\theta$  is true in  $\sigma$  and  $\sigma(\pi_i) = \bot$  for all  $1 \le i \le m$ .
- 4.  $\mathcal{T}$  contains, in addition to the idle transition  $\tau_I$ , an entry transition  $\tau_0^i$  for every process  $P_i$ , where  $1 \leq i \leq m$ , as well as a transition  $\tau_E$  for every edge E in the timed transition diagrams for  $P_1, \ldots P_m$ . In particular,  $\sigma' \in \tau_0^i(\sigma)$  iff

$$\sigma(\pi_i) = \perp \text{ and } \sigma'(\pi_i) = \ell_0^i,$$
  
 $\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\pi_i\}.$ 

If E connects the source location  $\ell^i_j$  to the target location  $\ell^i_k$  and is labeled by the instruction  $c \to \bar{x} := \bar{e}$ , then  $\sigma' \in \tau_E(\sigma)$  iff

$$\begin{split} &\sigma(\pi_i) = \ell^i_j \text{ and } \sigma'(\pi_i) = \ell^i_k, \\ &c \text{ is true in } \sigma \text{ and } \sigma'(\bar{x}) = \sigma(\bar{e}), \\ &\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\pi_i, \bar{x}\}. \end{split}$$

If  $\tau_E$  is uniquely determined by its source and target locations, we write  $\tau^i_{j\to k}$ .

- 5. If  $\tau$  is an entry transition, then  $l_{\tau}=0$ . For every edge E labeled by the minimal delay l, let  $l_{\tau_E}=l$ .
- 6. If  $\tau$  is an entry transition, then  $u_{\tau} = \infty$ . For every edge E labeled by the maximal delay u, let  $u_{\tau_E} = u$ .

This translation defines the set of possible computations of the concrete real-time system P as a set of timed state sequences. The condition on timed transition diagrams that every cycle contains at least one positive (nonzero) maximal delay ensures that the timed transition system  $S_P$  is operational.

For instance, the initialized computations of the trivial system P that consists of a single process with the timed transition diagram

$$P: \longrightarrow \ell_0 \longrightarrow \ell_1$$

are exactly the timed state sequences that result from closing the two sequences

$$(\bot,0) \longrightarrow (\ell_0,0) \longrightarrow (\ell_1,0) \longrightarrow (\ell_1,1) \longrightarrow \cdots,$$

$$(\bot,0) \longrightarrow (\ell_0,0) \longrightarrow (\ell_0,1) \longrightarrow (\ell_1,1) \longrightarrow (\ell_1,2) \longrightarrow \cdots$$

under stuttering and shifting the origin of time.


We remark that our semantics of shared-variables multiprocessing systems is conservative over the untimed case. Suppose that the system P contains no delay labels (recall that, in this case, all minimal delays are 0 and all maximal delays are  $\infty$ ). Then the state components of the initialized computations of  $S_P$  are precisely the legal execution sequences of P, as defined in the interleaving model of concurrency, that are weakly fair with respect to every transition ([MP89a]): no process can stop when one of its transitions is continuously enabled. Weak fairness for every individual transition and, consequently, progress for every process is guaranteed by the maximal delays  $\infty$ .

### 3.3 Examples: Time-out and timely response

To demonstrate the scope of the timed transition diagram language, we model two extremely common real-time phenomena as shared-variables multiprocessing systems. In the first example (time-out), a process checks if an external event happens within a certain amount of time. In the second example (traffic light), a process reacts to an external event and is required to do so within a certain amount of time. A third example combines several processes.

#### Time-out


To see how a time-out situation can be programmed, consider the process P with the following timed transition diagram:



When at the location  $\ell_0$ , the process P attempts, for 10 time units, to proceed to the location  $\ell_1$  by checking the value of x. If the value of x is not found to be 0, then P does not succeed and proceeds to the alternative location  $\ell_2$  after 10 time units. The choice of the maximal delay u determines how often P checks the value of x. For example, if  $u \geq 10$ , then P may not check the value of x at all before timing out after 10 time units. If 0 < u < 10, then P has to check the value of x at least once every u time units. Consequently, if the value of x is 0 for more than u time units, it will be detected. On the other hand, the value of x being 0 may go undetected if it fluctuates too frequently, even in the case of u = 0.

## Traffic light

To give another typical real-time application of embedded systems, let us design a traffic light controller that turns a pedestrian light green within 5 time units after a button is pushed. The environment is given by the following process E. Whenever the request button is pushed, the shared boolean variable request is set to true:



Recall that the edge labels true? and  $[0, \infty]$  are suppressed; thus we have no knowledge about the frequency of requests.

We want to design a traffic light controller Q that controls the status of the traffic light through the variable light, whose value is either green or red. As unit of time we take the amount of time it takes to switch the light; for simplicity, we also assume that, in comparison, the time needed for local operations within Q is negligible. Now let us specify the desired process Q. The controller Q should behave in such a way that the combined system


$$P: \{ request = false, \ light = red \} \ [E||Q]$$

satisfies the following two correctness conditions:

- (A) Whenever request is true, then light is green within 5 time units for at least 5 time units.
- (B) Whenever request has been false for 25 time units, then light is red.

The first condition, (A), ensures that no pedestrian has to wait for more than 5 time units to cross the road and is given another 5 time units to do so. The second condition, (B), prevents the light from being always green.

It is not hard to convince ourselves that, once it is started, the following process Q satisfies the specification:




for any delay  $4 \le \delta \le 23$ . This implementation of the traffic light controller turns the light green as soon as possible after a request is received and then waits for  $\delta$  time units before turning the light red again. Only if the request button has been pushed in the meantime, the light stays green for another  $\delta$  time units.

### Multiple traffic lights

Let us generalize the *traffic light* example and design a system that reacts to *several* external events. We wish to do so by composing, in parallel, processes that are similar to Q. At this point it is convenient to accept some additional assumptions about the frequencies of the external events. In our example, we suppose that the distance between any two requests is at least 15 time units; that is,

$$E'$$
:  $e_0$  request :=  $true$ 

Under this assumption, we can simplify the traffic light controller to




for any delay  $4 \le \delta \le 17$ . The combined system

$$P': \quad \{\mathit{request} = \mathit{false}, \ \mathit{light} = \mathit{red}\} \ [E'||Q']$$


still satisfies both correctness requirements (A) and (B).

Now consider a more complex traffic light configuration, with two lights and two request buttons. In particular, we assume that the second light is designed for the special convenience of pedestrians

in a hurry: it is required to turn green within 3 time units of a request but, on the other hand, has to stay green for only 3 time units. While pedestrians arrive at the first light with a frequency of at most one pedestrian every 15 time units, we assume that the more urgent requests are less frequent — only one every 30 time units:



The controller for both lights executes the following two processes:



If the combined traffic light controller makes use of two processors and the processes  $Q_1$  and  $Q_2$  are executed in a truly concurrent fashion, then the correctness of the entire system

$$P_{||}: \{request_1 = request_2 = false, \ light_1 = light_2 = red\} \ [E_1||E_2||Q_1||Q_2]$$

follows from the correctness of its parts. Specifically, if  $4 \le \delta_1 \le 17$  and  $2 \le \delta_2 \le 30$ , then all runs of  $P_{||}$  satisfy the following conditions:

- $(A_1)$  Whenever  $request_1$  is true, then  $light_1$  is green within 5 time units for 5 time units.
- $(A_2)$  Whenever  $request_2$  is true, then  $light_2$  is green within 3 time units for 3 time units.
- ( $B_1$ ) Whenever  $request_1$  has been false for 25 time units, then  $light_1$  is red.
- $(B_2)$  Whenever  $request_2$  has been false for 25 time units, then  $light_2$  is red.

A more interesting case is obtained if only a single processor is available to control both lights and the two processes  $Q_1$  and  $Q_2$  have to share it. Using the *interleaving* (shuffle) operator of [Hoa85], we denote the resulting system  $P_{|||}$  by the expression

$$\{\mathit{request}_1 = \mathit{request}_2 = \mathit{false}, \ \mathit{light}_1 = \mathit{light}_2 = \mathit{red}\} \ [E_1||E_2||(Q_1|||Q_2)].$$

Note that the behavior of the environment  $E_1||E_2|$  is still truly concurrent to the behavior of the traffic light controller  $Q_1|||Q_2|$ , which executes both processes  $Q_1$  and  $Q_2$  on a single processor in an interleaved fashion.

Let us assume that  $\delta_1 = 10$  and  $\delta_2 = 2$ , in which case  $P_{||}$  is correct. However, if we have no knowledge about the strategy by which the processes  $Q_1$  and  $Q_2$  are scheduled on the processor they share, other than that it is fair (i.e., the turn of each process will come eventually), then  $P_{|||}$  does not satisfy the specification consisting of the requirements  $(A_1)$ ,  $(A_2)$ ,  $(B_1)$ , and  $(B_2)$ . For suppose that the process  $Q_1$  is always given priority over the process  $Q_2$ , and the traffic light controller receives a request for the second light only one time unit after it has received a request for the first light. Then it will serve the first request by turning  $light_1$  green and (busy) waiting for 10 time units, thus violating  $(A_2)$ . On the other hand, if the process  $Q_2$  that serves the more urgent yet less frequent requests is always given priority over the process  $Q_1$ , then  $P_{|||}$  is correct. This is because of the low frequency of requests for the second light only one such request can interrupt the service of a request for the first light. Before we discuss the modeling of priorities and interrupts in greater detail, let us first introduce message-passing operations.

## 3.4 Message passing

Asynchronous message passing can be modeled by shared variables that represent message channels. In this subsection, we extend our timed transition diagram language by a primitive for synchronous (CSP-style) message passing, which can be used for the synchronization and communication of parallel processes.

## Syntax

A (message-passing) multiprocessing system P has the form

$$\{\theta\}[P_1||\ldots||P_m],$$

where  $\theta$  is a data precondition and each process  $P_i$ , for  $1 \leq i \leq m$ , is a sequential nondeterministic real-time program over the finite set  $U_i \cup U_s$  of data variables (in the case of pure true message-passing systems,  $U_s = \emptyset$ ). We use again timed transition diagrams to represent processes, but enrich the repertoire of instructions by guarded send and receive operations. The send operation  $\alpha!e$  outputs the value of the expression e on the channel  $\alpha$ . The receive operation  $\alpha!x$  reads an input value from the channel  $\alpha$  and assigns it to the variable x. A send instruction and a receive instruction match iff they belong to different processes and address the same channel:

$$P_i$$
:  $(\ell_j^i)$   $\xrightarrow{c \rightarrow \alpha!e}$   $(\ell_k^i)$ 

$$P_{i'}\colon \ \ \underbrace{\begin{pmatrix} \boldsymbol{\ell}_{j'}^{i'} \end{pmatrix} \quad \begin{array}{c} \boldsymbol{c'} \ \rightarrow \ \alpha?\boldsymbol{x} \\ [l',u'] \end{array}}_{} \underbrace{\begin{pmatrix} \boldsymbol{\ell}_{k'}^{i'} \end{pmatrix}}_{}$$

For any two matching communication instructions with the delay intervals [l, u] and [l', u'], respectively, we require that  $max(l, l') \leq min(u, u')$ .

Since we use the paradigm of synchronous message passing, a send operation can be executed only jointly with a matching receive operation. Thus the intended operational meaning of the given two edges is as follows. Suppose that, for max(l,l') time units, the control of the process  $P_i$  has resided at the location  $\ell^i_j$  and the control of the process  $P_{i'}$  has resided at the location  $\ell^i_{j'}$  and the guards c and c' have been continuously true. Then  $P_i$  and  $P_{i'}$  may proceed, synchronously, to the locations  $\ell^i_k$  and  $\ell^i_{k'}$ , respectively. On the other hand, if  $P_i$  has resided at  $\ell^i_j$  and  $P_{i'}$  has resided at  $\ell^i_j$  and the guards c and c' have been continuously true for min(u,u') time units, then both processes must proceed. In doing so, the current value of e is assigned to x.

#### Semantics

Synchronous message passing can be modeled formally by timed transition systems. We define the timed transition system  $S_P = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$  that is associated with the given message-passing multiprocessing system P as in the shared-variables case, only that  $\mathcal{T}$  contains an additional transition for every matching pair of communication instructions. Suppose that the two edges E (from  $\ell_j^i$  to  $\ell_k^i$ ) and E' (from  $\ell_{j'}^{i'}$  to  $\ell_{k'}^{i'}$ ) in the timed transition diagrams for  $P_i$  and  $P_{i'}$  are labeled by the matching instructions  $c \to e!\alpha$  and  $c' \to \alpha?x$ , respectively. Then

•  $\mathcal{T}$  contains, for the matching edges E and E', a transition  $\tau_{E,E'}$  such that  $\sigma' \in \tau_{E,E'}(\sigma)$  iff


```
\begin{split} &\sigma(\pi_i) = \ell_j^i \text{ and } \sigma'(\pi_i) = \ell_k^i, \\ &\sigma(\pi_{i'}) = \ell_{j'}^{i'} \text{ and } \sigma'(\pi_{i'}) = \ell_{k'}^{i'}, \\ &c \text{ and } c' \text{ are true in } \sigma \text{ and } \sigma'(x) = \sigma(e), \\ &\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\pi_i, \pi_{i'}, x\}. \end{split}
```

- If the matching edges E and E' are labeled by the minimal delays l and l', respectively, let  $l_{\tau_{E,E'}} = max(l,l')$ .
- If the matching edges E and E' are labeled by the maximal delays u and u', respectively, let  $u_{\tau_{E,E'}} = min(u,u')$ .

This translation defines the set of possible computations of any distributed real-time system P whose processes communicate either through shared variables or by message passing.

### Process synchronization

Recall that the component processes of the multiprocessing system  $P_1||P_2|$  may start at arbitrary, even vastly different, times. An important application of synchronous message passing is the synchronization of parallel processes. Let  $P_1$  and  $P_2$  be two real-time processes whose timed transition diagrams have the entry locations  $\ell_0^1$  and  $\ell_0^2$ , respectively, and let  $\alpha$  be a channel. Now consider the two processes  $\hat{P}_1$  and  $\hat{P}_2$  whose timed transition diagrams are obtained from the transition diagrams for  $P_1$  and  $P_2$  by adding new entry locations:



The added message-passing operations have the effect of synchronizing the start of the two processes  $P_1$  and  $P_2$  (whenever message passing is used for the purpose of process synchronization only, the data that is passed between processes is immaterial and the data components of the send and receive instructions are usually suppressed). It follows that the component processes of the multiprocessing system  $\hat{P}_1 || \hat{P}_2$  start synchronously, at the exact same (arbitrary) time.

From now on, we shall write  $P_1||_{\mathfrak{s}}P_2$  for the system P whose component processes  $P_1$  and  $P_2$  start synchronously; that is, the notation  $P_1||_{\mathfrak{s}}P_2$  is an abbreviation for the message-passing system  $\hat{P}_1||\hat{P}_2$ . Equivalently, we can directly define the formal semantics  $S_P$  of the synchronous multiprocessing system  $P_1||_{\mathfrak{s}}P_2$  as containing a single entry transition  $\tau_0^{1,2}$  for both processes  $P_1$  and  $P_2$ ; namely,  $\sigma' \in \tau_0^{1,2}(\sigma)$  iff

$$\begin{split} &\sigma(\pi_1) = \sigma(\pi_2) = \bot, \\ &\sigma'(\pi_1) = \ell_0^1 \text{ and } \sigma'(\pi_2) = \ell_0^2, \\ &\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\pi_1, \pi_2\}. \end{split}$$

It is not hard to generalize our notion of synchronous message passing to synchronous broadcasting, which allows arbitrarily many parallel processes to synchronize simultaneously on joint transitions.

# 4 Concrete Model: Multiprogramming Systems

While the interleaving model for concurrency identifies true parallelism (multiprocessing) with nondeterminism (multiprogramming), the traffic light example of the previous section suggests that the ability of a system to meet its real-time constraints depends crucially on the number of processors that are available and the process allocation algorithm. This is vividly demonstrated by the following trivial system consisting of the two processes  $P_1$  and  $P_2$ :

$$P_1: \qquad \underbrace{\ell_0^1}_{[1,1]} \underbrace{\ell_1^1}_{[1,1]}$$

$$P_2: \qquad \underbrace{\ell_0^2}_{[1,1]} \underbrace{\ell_1^2}_{[1,1]}$$

If both processes are executed in parallel on two processors, we denote the resulting system by  $P_1||P_2|$  (or  $P_1||_sP_2$ , if the processes are started at the same time); if they share a single processor and are executed one transition at a time according to some scheduling strategy, the composite system is denoted by  $P_1|||P_2|$ .

In the untimed case, it is the very essence of the interleaving semantics to identify both systems with the same set of possible (interleaved) execution sequences — the stuttering closure of the two state sequences

$$(\ell_0^1, \ell_0^2) \xrightarrow{P_1} (\ell_1^1, \ell_0^2) \xrightarrow{P_2} (\ell_1^1, \ell_1^2) \longrightarrow \cdots,$$

$$(\ell_0^1, \ell_0^2) \xrightarrow{P_2} (\ell_0^1, \ell_1^2) \xrightarrow{P_1} (\ell_1^1, \ell_1^2) \longrightarrow \cdots$$

(a state is an interpretation of the two control variables  $\pi_1$  and  $\pi_2$ ). Real time, however, can distinguish between true concurrency and sequential nondeterminism: if both processes start synchronously, then the parallel execution of  $P_1$  and  $P_2$  terminates within 1 time unit; on the other hand, any interleaved sequential execution of  $P_1$  and  $P_2$  takes 2 time units. This distinction must be captured by our model:

1. In the two-processor case  $P_1||_s P_2$ , we obtain as initialized computations the timed state sequences that result from closing the two sequences

$$(\perp, \perp, 0) \longrightarrow (\ell_0^1, \ell_0^2, 0) \longrightarrow (\ell_0^1, \ell_0^2, 1) \xrightarrow{P_1} (\ell_1^1, \ell_0^2, 1) \xrightarrow{P_2} (\ell_1^1, \ell_1^2, 1) \longrightarrow (\ell_1^1, \ell_1^2, 2) \longrightarrow \cdots,$$

$$(\perp, \perp, 0) \longrightarrow (\ell_0^1, \ell_0^2, 0) \longrightarrow (\ell_0^1, \ell_0^2, 1) \xrightarrow{P_2} (\ell_0^1, \ell_1^2, 1) \xrightarrow{P_1} (\ell_1^1, \ell_1^2, 1) \longrightarrow (\ell_1^1, \ell_1^2, 2) \longrightarrow \cdots$$

under stuttering and shifting the origin of time (the third component of every triple denotes the time). Note that the system  $P_1||P_2$  has more initialized computations, because the time difference between the start of  $P_1$  and the start of  $P_2$  can be arbitrarily large.

2. In the time-sharing case  $P_1|||P_2$ , the set of initialized computations will be defined to be essentially the closure of the two sequences

$$(\bot,0) \longrightarrow (\ell_0^1,\ell_0^2,0) \longrightarrow (\ell_0^1,\ell_0^2,1) \xrightarrow{P_1} (\ell_1^1,\ell_0^2,1) \longrightarrow (\ell_1^1,\ell_0^2,2) \xrightarrow{P_2} (\ell_1^1,\ell_1^2,2) \longrightarrow \cdots,$$

$$(\bot,0) \longrightarrow (\ell_0^1,\ell_0^2,0) \longrightarrow (\ell_0^1,\ell_0^2,1) \xrightarrow{P_2} (\ell_0^1,\ell_1^2,1) \longrightarrow (\ell_0^1,\ell_1^2,2) \xrightarrow{P_1} (\ell_1^1,\ell_1^2,2) \longrightarrow \cdots$$

under stuttering and shifting the origin of time. We write "essentially," because we will augment the states by information about the status of the two processes (either active or suspended). Also, observe that we have silently assumed that the swapping of processes is instantaneous and that neither process has priority over the other process. All of these issues will be discussed in detail.

Thus, when time is of the essence, we can no longer ignore the difference between multiprocessing and multiprogramming. In this section, we first show how our model extends to concrete real-time systems that consist of a fixed number of sequential programs that are executed, by time-sharing, on a single processor. Then we use our framework to represent general multiprogramming systems, in which several processes share a pool of processors statically or dynamically.

# 4.1 Syntax and semantics

A multiprogramming system P has the form

$$\{\theta\}[P_1|||\ldots|||P_m].$$

Each process  $P_i$ , for  $1 \le i \le m$ , is again a sequential nondeterministic real-time program over the finite set U of data variables, whose initial values satisfy the data precondition  $\theta$ . We represent the real-time programs  $P_i$  by timed transition diagrams as before. Note, however, that in the multiprogramming case the control of the (single) processor resides at one particular location of one particular process. Thus the intended operational meaning of the edge

$$\underbrace{ \begin{pmatrix} i_j \\ \end{pmatrix} \quad c \quad \rightarrow x := e \\ \quad [l,u] } \quad \underbrace{ \begin{pmatrix} l_k \\ \end{pmatrix} }$$

is as follows. The minimal delay l guarantees that whenever the control (of the single processor) has resided at the location  $\ell_j^i$  for at least l time units and the guard c is true, then the control may proceed to the location  $\ell_k^i$ . The maximal delay u ensures that whenever the control has resided at  $\ell_j^i$  for u time units and the guard c is true, then it must proceed to  $\ell_k^i$ . This is because, in the single-processor case, no other process can interfere with the active process and change the value of c.

The operational view of the concrete model is again captured formally by a translation into timed transition systems. With the given multiprogramming system P, we associate the following timed transition system  $S_P = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$ :

- 1.  $V = U \cup \{\mu, \pi_1, \dots \pi_m\}$ . There are two kinds of control variables: the processor control variable  $\mu$  ranges over the set  $\{1, \dots m, \bot\}$ ; each process control variable  $\pi_i$ , for  $1 \le i \le m$ , ranges over the set  $L_i$  of locations of the process  $P_i$ . The value of the processor control variable  $\mu$  is  $\bot$  (undefined) before the (single) processor starts executing processes. Thereafter the control of the processor resides at the location  $\pi_\mu$  of the process  $P_\mu$ . We say that  $P_\mu$  is active, while all other processes  $P_i$ , for  $i \ne \mu$ , are suspended (if the value of  $\mu$  is undefined, then all processes are suspended). The process control variable  $\pi_i$  of a suspended process indicates the location at which the execution of  $P_i$  will resume when  $P_i$  gains control of the processor.
- 2.  $\Sigma$  contains all interpretations of V.
- 3.  $\Theta$  is the set of all states  $\sigma \in \Sigma$  such that  $\theta$  is true in  $\sigma$ , and  $\sigma(\mu) = \bot$ , and  $\sigma(\pi_i) = \ell_0^i$  for all  $1 \le i \le m$ .
- 4.  $\mathcal{T}$  contains, in addition to the idle transition  $\tau_I$ , an action transition  $\tau_E$  for every edge E in the timed transition diagrams for  $P_1, \ldots P_m$ . If E connects the source location  $\ell_j^i$  to the target location  $\ell_k^i$  and is labeled by the instruction  $c \to \bar{x} := \bar{e}$ , then  $\sigma' \in \tau_E(\sigma)$  iff

$$\begin{split} &\sigma(\mu)=i,\\ &\sigma(\pi_i)=\ell^i_j \text{ and } \sigma'(\pi_i)=\ell^i_k,\\ &c\text{ is true in } \sigma \text{ and } \sigma'(\bar{x})=\sigma(\bar{e}),\\ &\sigma'(y)=\sigma(y) \text{ for all } y\in V-\{\pi_i,\bar{x}\}. \end{split}$$

Furthermore, there are scheduling transitions  $\tau \in \mathcal{T}$  that change the status of the processes by resuming a suspended process:  $\sigma' \in \tau(\sigma)$  implies that

$$\sigma'(y) = \sigma(y)$$
 for all  $y \in U$ .

The scheduling policy determines the set of scheduling transitions. A scheduling transition  $\tau$  is called an *entry* transition iff it is enabled on some initial states. We restrict ourselves to scheduling policies with a single entry transition,  $\tau_0$ , that is enabled on all initial states. Moreover, we require that  $\sigma' \in \tau_0(\sigma)$  implies that

$$\sigma(\mu) = \bot,$$
  
 $\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\mu\};$ 

that is, the entry transition  $\tau_0$  is enabled precisely on the initial states and activates, perhaps nondeterministically, one of the competing processes.

- 5. For every edge E labeled by the minimal delay l, let  $l_{\tau_E} = l$ . Furthermore,  $l_{\tau_0} = 0$ .
- 6. For every edge E labeled by the maximal delay u, let  $u_{\tau_E} = u$ . Furthermore,  $u_{\tau_0} = \infty$ .

The computations of  $S_P$  clearly depend on the scheduling transitions and their delays. In the untimed case, the scheduling issue can be reduced to fairness assumptions about the scheduling policy: correctness of an untimed multiprogramming system is generally shown for all fair scheduling strategies. It makes, however, little sense to to desire that a multiprogramming system satisfies a real-time requirement under all (fair) scheduling strategies, because the scheduling algorithm usually determines if a system meets its timing constraints. In fact, fair scheduling strategies admit thrashing: by switching control too often between processes, only scheduling transitions may be performed, because no action transition is enabled long enough so that it has to be taken; thus the system may make no real progress at all and may certainly not meet any real-time deadlines. Consequently, we study the correctness of real-time multiprogramming systems always with respect to a particular given scheduling policy.

# 4.2 Scheduling strategies

Our selection of scheduling strategies is neither intended to be categorical nor comprehensive; we simply try to examine what we think is a representative variety of different scheduling mechanisms and, in the process, hope to convince ourselves of the utility of the timed transition system model. Throughout this subsection, we assume a fixed multiprogramming system

$$P: \quad \{\theta\}[P_1|||\dots|||P_m]$$

and define the scheduling transitions of the associated timed transition system  $S_P$  for various scheduling algorithms.

## Greedy scheduling

The simplest reasonable scheduling strategy, as well as our default strategy, is greedy. According to this policy, the process that is currently in control of the processor remains active until all its transitions are disabled. At this point an arbitrary other process with an enabled transition takes over. Formally, the set T of transitions of  $S_P$  contains, in addition to the entry transition  $\tau_0$ , a single scheduling transition,  $\tau_G$ , with  $\sigma' \in \tau_G(\sigma)$  iff

$$\begin{split} &\sigma(\mu) \neq \bot, \\ &\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\mu\}, \\ &\tau_E(\sigma) = \emptyset \text{ for all action transitions } \tau_E, \\ &\tau_E(\sigma') \neq \emptyset \text{ for some action transition } \tau_E. \end{split}$$

If there is no cost associated with swapping processes, then  $l_{\tau_G} = u_{\tau_G} = 0$ . If switching processes is not instantaneous, then the minimal and maximal delays of  $\tau_G$  should be adjusted accordingly.

### Scheduling instructions

More flexible scheduling strategies can be implemented with explicit scheduling operations. For this purpose, we enrich our programming language by the instruction resume(s), where  $s \subseteq \{1, \ldots m\}$  determines a subset of processes. The scheduling operation resume(s) suspends the currently active process, say,  $P_i$  and activates, nondeterministically, one of the processes  $P_j$  with  $j \in s$ :

$$\underbrace{ \begin{pmatrix} i \\ k \end{pmatrix} \quad \begin{array}{c} c \quad \rightarrow \quad resume(s) \\ \hline [l,u] \end{array} }_{} \underbrace{ \begin{pmatrix} i \\ n \end{pmatrix} }_{}$$

We write resume(j) for  $resume(\{j\})$  and suspend for  $resume(\{1 \leq j \leq m \mid j \neq i\})$ ; that is, the instruction suspend delegates the control from the currently active process to any one of the competing processes.

Formally, the set  $\mathcal{T}$  of transitions of  $S_P$  contains, in addition to the entry transition  $\tau_0$ , a scheduling transition  $\tau_E$  for every resume edge E in the timed transition diagrams for  $P_1, \ldots P_m$ . If E connects the source location  $\ell^i_j$  to the target location  $\ell^i_k$  and is labeled by the instruction  $c \to resume(s)$ , then  $\sigma' \in \tau_E(\sigma)$  iff

$$\begin{split} &\sigma(\mu)=i \text{ and } \sigma'(\mu) \in s, \\ &\sigma(\pi_i)=\ell^i_j \text{ and } \sigma'(\pi_i)=\ell^i_k, \\ &c \text{ is true in } \sigma, \\ &\sigma'(y)=\sigma(y) \text{ for all } y \in V-\{\mu,\pi_i\}. \end{split}$$


Furthermore, for every scheduling edge E labeled by the minimal delay l and the maximal delay u, let  $l_{\tau_E} = l$  and  $u_{\tau_E} = u$ .

#### Delays and timers

Note that the instruction

$$\underbrace{\begin{pmatrix} \ell_j^i \end{pmatrix}}_{[10,10]} \underbrace{\begin{pmatrix} \ell_k^i \end{pmatrix}}_{[10,10]}$$

models a busy wait; the process  $P_i$  occupies the processor for 10 time units while waiting. To implement a nonbusy wait, in which  $P_i$  releases the processor to a competing process for 10 time units before resuming execution, we use a timer  $T_{[10,10]}$  (alarm clock) as a parallel process:



We make sure that the timer  $T_{[10,10]}$  is started (i.e., waiting for activation) when the process  $P_i$  becomes active. Then the timer is activated by the sequence

$$\underbrace{ \begin{pmatrix} i_j & t := true \\ [0,0] & \\ \end{pmatrix} }_{ [0,0]} \underbrace{ \begin{pmatrix} l_k & resume(s) \\ [0,0] & \\ \end{pmatrix} }_{ [0,0]} \underbrace{ \begin{pmatrix} l_n & l_n \\ [0,0] & \\ \end{pmatrix} }_{ [0,0]}$$

In general, a timer process  $T_{[l,u]}$  marks nondeterministically a time period between l and u time units and is executed in parallel to the other processes of a system:

$$\{\theta\}[(P_1|||\ldots|||P_m)||_sT_{[l,u]}].$$


The activation of the timer  $T_{[l,u]}$  is abbreviated by the delay instruction

$$\underbrace{ \begin{pmatrix} i \\ j \end{pmatrix} \qquad \frac{delay(s)}{[l,u]} \qquad \begin{pmatrix} \ell_k^i \end{pmatrix} }_{}$$

The delay instruction allows us to program nonbusy delays without explicitly mentioning timers; we simply assume that there exists, implicitly, a unique timer process for every delay instruction in a timed transition diagram.

### Round-robin scheduling

A construction that is similar to the timer example allows us to implement a round-robin scheduling strategy for two processes  $P_1$  and  $P_2$  that share a single processor. In the system  $(P_1|||P_2)||_sS$ , the scheduler



gives each of the two processes  $P_1$  and  $P_2$  in turn 10 time units of processor time. Needless to say, the explicit scheduling instructions give us the ability to design more sophisticated schedulers as well.

### 4.3 Processor allocation

Both the multiprogramming system with a timer and the multiprogramming system with a central scheduler are, in fact, combinations of multiprocessing and multiprogramming systems in which several tasks compete for some of the processors. In these systems, the question of scheduling, which determines the processor time that is granted to individual processes, is preceded by the question of processor allocation, which determines the assignment of processes to processors. This assignment can be either static, if every process is assigned to a fixed processor, or dynamic, if a set of processes competes for a pool of processors and processes may reside, over time, at different processors. We only hint how this very general notion of real-time system fits into our framework and can be modeled by timed transition systems. A static (shared-variables or message-passing) system P with k processors is of the form

$$\{\theta\}[(P_{1,1}|||\ldots|||P_{1,m_1})||\ldots||(P_{k,1}|||\ldots|||P_{k,m_k})];$$

that is,  $m_i$  processes compete for the *i*-th processor. The definition of the associated timed transition system  $S_P$  is straightforward: every processor has its own process control variable  $\mu_i$ , for  $1 \le i \le k$ , which ranges over the set of competing processes  $\{1, \ldots m_i, \bot\}$  and designates the active process. Furthermore, every processor operates according to a local scheduling policy with a single entry transition  $\tau_0^i$ , for  $1 \le i \le k$ .

To model systems in which a process competes for more than one processor, we simply write

$$\{\theta\}[P_1,\ldots,P_m]_k$$

for the *dynamic* system in which m processes compete for k processors according to some global processor allocation and scheduling policy. To define dynamic systems, it is useful to have a more general scheduling instruction, resume(s,x), which interrupts the process that is currently active on processor x and activates, on processor x, one of the processes from the set s.

# 4.4 Priorities and interrupts

While the scheduling instruction resume gives us the flexibility to design a scheduler, we often wish to adopt a simple, static scheduling strategy without having to explicitly construct a scheduler. In this subsection, we offer this possibility by generalizing the greedy strategy. We assign a priority to every transition, and at any point in a computation, choose only among the transitions with the highest priority. If the transition with the highest priority belongs to a suspended process, then the currently active process is interrupted and the execution of the suspended process is resumed.

A priority system P is a (shared-variables or message-passing, static or dynamic) system in which a priority is associated with every instruction; that is, with every edge in the timed transition diagrams for P. We use nonnegative integers as priorities (0 being the *highest* priority) and annotate an edge with a priority  $p \in \mathbb{N}$  as follows:

We formalize the priority semantics only for simple multiprogramming systems; the generalization to systems with several processors is straightforward. With a given priority system

$$P: \{\theta\}[P_1|||\dots|||P_m],$$

we associate the following timed transition system  $S_P = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$ :

- V,  $\Sigma$ , and  $\Theta$  are as before.
- T contains, in addition to  $\tau_I$ , an action transition  $\tau_E$  for every assignment edge E in the transition diagrams for  $P_1, \ldots P_m$ . If E connects the source location  $\ell^i_j$  to the target location  $\ell^i_k$  and is labeled by the instruction  $p: c \to \bar{x} := \bar{e}$ , then  $\sigma \to_E \sigma'$  iff

$$\begin{split} &\sigma(\pi_i) = \ell^i_j \text{ and } \sigma'(\pi_i) = \ell^i_k, \\ &c \text{ is true in } \sigma \text{ and } \sigma'(\bar{x}) = \sigma(\bar{e}), \\ &\sigma'(y) = \sigma(y) \text{ for all } y \in V - \{\mu, \pi_i, \bar{x}\}. \end{split}$$

Then  $\sigma' \in \tau_E(\sigma)$  iff

 $\sigma \to_E \sigma'$  and  $\sigma(\mu) = \sigma'(\mu) = i$  and there is no edge E' that is labeled by a higher priority p' < p such that  $\sigma \to_{E'} \sigma''$  for some  $\sigma''$ .

For any matching pair of communication edges E and E' that are labeled by the priorities p and p', respectively, we take the higher priority min(p,p') for the combined transition  $\tau_{E,E'}$  (although this choice is arbitrary and may be reversed, if the need arises).

Furthermore, there is, in addition to the entry transition  $\tau_0$ , a scheduling transition  $\tau_P$  such that  $\sigma' \in \tau_P(\sigma)$  iff

 $\sigma(\mu) \neq \bot,$   $\sigma'(y) = \sigma(y)$  for all  $y \in V - \{\mu\},$   $\tau_E(\sigma) = \emptyset$  for all action transitions  $\tau_E,$   $\tau_E(\sigma') \neq \emptyset$  for some action transition  $\tau_E.$ 


• Let  $l_{\tau_E}$  and  $u_{\tau_E}$  be as before, and choose  $l_{\tau_P}$  and  $u_{\tau_P}$  to represent the cost of swapping processes.


Note that if all transitions have equal priority, then the scheduling strategy is greedy (that is,  $\tau_G = \tau_P$ ). Thus priorities generalize our previous discussion conservatively: all systems can be viewed as priority systems whose instructions have the same default priority, unless they are annotated with explicit priorities.

### Dynamic priorities

Priorities can be combined with explicit scheduling operations in the obvious way. It is, however, often more convenient to model dynamic scheduling strategies, which change over time, by dynamic priorities, which can be modified by any process during execution. Dynamic priorities offer exciting possibilities, such as the ability of a process to increase or decrease its own priority. Moreover, they are easily incorporated into our framework. We simply use data variables that range over the nonnegative integers N as priorities. Instead of giving the formal semantics of dynamic priorities, which is constructed straightforwardly from the semantics of constant (static) priorities, we present an interesting real-time application of dynamic priorities.


We have not yet pointed out that our interpretation of message passing is not entirely conservative over the untimed case: there the set of legal execution sequences usually is restricted by strong-fairness assumptions for communication transitions ([MP89a]). This is convenient for the study of time-independent properties of a system, where simple fairness assumptions about "nondeterministic" branching points abstract complex implementation details. Consider, for example, the multiprocessing system  $P_1||P_2||Q$  that consists of the following three processes  $P_1$ ,  $P_2$ , and Q:





(Recall that we may omit the data components of message-passing operations, if they are immaterial.) The arbiter Q mediates between the two processes  $P_1$  and  $P_2$  and uses synchronous communication on the two channels  $\alpha$  and  $\beta$  to ensure mutual exclusion:  $P_1$  and  $P_2$  can never be simultaneously in their critical sections  $\ell_1^1$  and  $\ell_2^2$ , respectively.

Strong-fairness assumptions on the communication transitions are used to guarantee that, in addition to mutual exclusion, neither of the two processes  $P_1$  and  $P_2$  is shut out from its critical section forever: the arbiter cannot always prefer one process over the other. Any such infinitary fairness assumption, however, is clearly without bearing on the satisfaction of a real-time requirement such as the demand that a process has to wait at most 10 time units before being able to enter its critical section. As has been the case with scheduling, we encounter again a situation in which the infinitary notion of "fairness" is adequate for proving untimed properties, yet entirely inadequate for proving timing constraints. To verify compliance with real-time requirements, we can no longer forgo an explicit description of how the arbiter Q decides between the two processes  $P_1$  and  $P_2$  when both are waiting to enter their critical sections. For instance, the following refinement Q' of Q never makes the same "nondeterministic" choice twice in a row:



(We use semicolons to concatenate instructions; the default value of priorities is assumed to be 0.) The arbiter Q' modifies the priorities p and q of its nondeterministic alternatives to ensure that the system

$$\{p=q=0\}[P_1||P_2||Q']$$

satisfies the requirement that each process has to wait at most 10 time units before being able to enter its critical section. Note that none of the two nondeterministic alternatives is ever disabled, but, at any time, one of them is "preferred."

# Finitary branching fairness

Since infinitary fairness assumptions, such as weak fairness for scheduling and strong fairness for synchronization, are insufficient to guarantee the satisfaction of real-time deadlines, one may choose

to add finitary branching conditions to timed transition systems. Such a finitary notion of fairness would restrict the nondeterminism of a system. We may want to require, for example, that no competitor of a transition  $\tau$  can be taken more than n times without  $\tau$  itself being taken (a similar concept has been called bounded fairness in [Jay88]). We prefer, both for scheduling and synchronization, an explicit description of the selection process to such implicit assumptions. Since all selection processes that we have found useful can be described within our language, we see no need to introduce additional concepts that would only complicate any verification methodology.

## Part II

# Verifying Real-time Systems

We define a formal language that is interpreted over timed state sequences. This language is used to specify timed transition systems: a timed transition system S meets the specification  $\phi$  iff all initialized computations of S satisfy  $\phi$ . We present two proof methodologies — bounded-operator reasoning and explicit-clock reasoning — for verifying that a timed transition system meets its specification. Relative-completeness results are given for both proof techniques.

# 5 Specification Language

As a specification language, we use an extension of linear temporal logic with time-bounded temporal operators. We distinguish between *state* formulas, which assert properties of individual states of a computation, and *temporal* formulas, which assert properties of entire computations.

#### 5.1 State formulas

Let  $S = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$  be a timed transition system. Typically S is associated with a concrete real-time system that belongs to one of the classes we have discussed in Part I. Throughout this part, we use the following additional assumptions about the set V of variables:

- We assume that, in addition to data and control variables, V contains sufficiently many
  auxiliary variables that range over the integers Z and are not changed by any of the transitions
  of S. We will on occasion need a "new, rigid" variable, and for this purpose we employ one
  of the auxiliary variables that have not been used previously.
- We assume that, for every variable  $x \in V$ , there is a corresponding unique primed variable  $x' \notin V$  that ranges over the same domain as x.

We are given an assertion language — a first-order language with equality that contains interpreted function and predicate symbols to express operations and relations on the domains of the variables in V. A state formula is a first-order formula p of the assertion language such that only variables from V occur freely in p. Thus, every state in  $\Sigma$  provides an interpretation for the state formulas. If the state formula p is true in state  $\sigma$ , we say that  $\sigma$  is a p-state.

We use the following abbreviations for state formulas:

- For any transition  $\tau \in \mathcal{T}$ , the enabling condition enabled( $\tau$ ) asserts that  $\tau$  is enabled. In particular, enabled( $\tau_I$ ) abbreviates true for the idle transition  $\tau_I$ .
- For any transition  $\tau \in \mathcal{T}$  and state formulas p and q, the verification condition  $\{p\}$   $\tau$   $\{q\}$  asserts that if p is true of a state  $\sigma \in \Sigma$ , then q is true of all  $\tau$ -successors of  $\sigma$ . In particular,  $\{p\}$   $\tau_I$   $\{q\}$  stands for the universal closure of the formula  $p \to q$ . For any set  $T \subseteq \mathcal{T}$  of transitions, we write  $\{p\}$  T  $\{q\}$  for the conjunction

$$\bigwedge_{ au \in T} \left\{ p 
ight\} au \left\{ q 
ight\}$$

of all individual verification conditions.

• For any transition  $\tau \in \mathcal{T}$  and state formulas p and q, the inverse verification condition  $\{p\}\tau^-\{q\}$  asserts that if p is true of a state  $\sigma \in \Sigma$ , then q is true of all  $\tau$ -predecessors of  $\sigma$ . Observe that all inverse verification conditions are definable by ordinary verification conditions:

$$\left\{ p\right\} \tau^{-}\left\{ q\right\} \quad \text{is equivalent to} \quad \left\{ \neg q\right\} \tau\left\{ \neg p\right\} .$$

In particular,  $\{p\}\tau_I^-\{q\}$  is equivalent to  $\{p\}\tau_I\{q\}$  for the idle transition  $\tau_I$ . For any set  $T\subseteq T$  of transitions, we write  $\{p\}T^-\{q\}$  for the conjunction of the inverse verification conditions for all transitions in T.

Note that while the truth value of an enabling condition depends on the state in which it is interpreted, the verification conditions are state-independent and, thus, equivalent to closed formulas.

In the case that the timed transition system S is associated with a shared-variables multiprocessing system P, it is not hard to see that the enabling and verification conditions of all transitions can indeed be expressed by state formulas. Suppose that P consists of the m processes  $P_i$ , for  $1 \le i \le m$ , and the data precondition  $\theta$ , which is a state formula:

$$\{\theta\}[P_1||\ldots||P_m].$$

Let us assume that each process  $P_i$ , for  $1 \leq i \leq m$ , is given by a timed transition diagram with the locations  $\{\ell_0^i, \dots \ell_{n_i}^i\}$  and the entry location  $\ell_0^i$ . We write  $at \mathcal{L}_{\perp}^i$  for  $\pi_i = \perp$ , and  $at \mathcal{L}_{j}^i$  for  $\pi_i = \ell_j^i$ ; that is, the control of the process  $P_i$  is at the location  $\ell_j^i$ . We abbreviate any disjunction  $at \mathcal{L}_{j}^i \vee at \mathcal{L}_{k}^i$  further, to  $at \mathcal{L}_{j,k}^i$ .

1. For each entry transition  $\tau_0^i \in \mathcal{T}$  of  $S_P$ , the enabling condition  $enabled(\tau_0^i)$  is equivalent to the state formula

$$at \mathcal{L}_{\perp}^{i}$$
,

and the verification condition  $\{p\}$   $au_0^i$   $\{q\}$  is equivalent to the universal closure of the formula

$$(p \land enabled(\tau_0^i) \land (at \mathcal{L}_0^i)' \land \bigwedge_{y \in V - \{\pi_i\}} (y' = y)) \rightarrow q',$$

where the formula q' is obtained from q by replacing every variable with its primed version; for example,  $(at \mathcal{L}_0^i)'$  stands for  $\pi_i' = \ell_0^i$ . The inverse verification condition  $\{p\} (\tau_0^i)^- \{q\}$  is equivalent to the universal closure of

$$(p' \land enabled(\tau_0^i) \land (at \mathcal{L}_0^i)' \land \bigwedge_{y \in V - \{\pi_i\}} (y' = y)) \rightarrow q.$$

2. All other nonidle transitions of  $S_P$  correspond to edges in the timed transition diagrams for the processes  $P_i$ . Let  $\tau^i_{j\to k}\in \mathcal{T}$  be such a transition and assume that the corresponding edge that connects the location  $\ell^i_j$  to the location  $\ell^i_k$  is labeled by the instruction  $c\to \bar{x}:=\bar{e}$ . Then, the enabling condition  $enabled(\tau^i_{j\to k})$  is equivalent to

$$at \mathcal{L}_{j}^{i} \wedge c$$
,

and the verification condition  $\{p\}$   $au^i_{j o k}$   $\{q\}$  is equivalent to the universal closure of the formula

$$(p \land enabled(\tau^i_{j \to k}) \land (at \mathscr{L}^i_k)' \land (\bar{x}' = \bar{e}) \land \bigwedge_{y \in V - \{\pi_i, x\}} (y' = y)) \ \to \ q'.$$

The inverse verification condition  $\{p\}$   $( au_{j o k}^i)^ \{q\}$  is equivalent to the universal closure of

$$(p' \land enabled(\tau^i_{j \to k}) \land (at \mathcal{L}^i_k)' \land (\bar{x}' = \bar{e}) \land \bigwedge_{y \in V - \{\pi_i, x\}} (y' = y)) \to q.$$

It is also straightforward to express the enabling and verification conditions as state formulas, if the timed transition system S is associated with any of the other concrete real-time systems that we discussed in Part I, such as message-passing, multiprogramming, dynamic, and priority systems.

# Synchronous multiprocessing systems

Our examples will be drawn from timed transition systems S that are associated with multiprocessing systems P of the form

$$\{\theta\}[P_1||_s\ldots||_sP_m],$$

all of whose component processes start synchronously (i.e., at the exact same time). We call such a system synchronous and model it by a single entry transition that sets all control variables, simultaneously, to the entry locations of the individual processes. For multiprocessing systems P, it is convenient to define the following two additional abbreviations for state formulas:

• The ready condition ready holds precisely in the initial states  $\Theta$  of  $S_P$ ; it indicates that none of the processes of P has started yet. Consequently, ready stands for the state formula

$$\theta \wedge (\bigwedge_{1 \leq i \leq m} at \mathcal{L}_{\perp}^{i}).$$

• The synchronous starting condition start indicates that all processes of P have entered their entry locations, but none has proceeded any further; that is, start abbreviates the state formula

$$\theta \wedge (\bigwedge_{1 \leq i \leq m} at \mathcal{L}_0^i).$$

Note that if P is synchronous, then the two verification conditions

$$\{ready\} \mathcal{T} - \tau_I \{start\},$$

$$\{start\} (\mathcal{T} - \tau_I)^- \{ready\}$$

are valid (by  $T - \tau$  we denote the set difference  $T - \{\tau\}$ ).

### 5.2 Temporal formulas

Temporal formulas are constructed from state formulas by boolean connectives and time-bounded temporal operators. They are interpreted over timed state sequences. In this paper, we are interested in proving two important classes of real-time properties — bounded-invariance properties and bounded-response properties. Thus we restrict ourselves to the following temporal formulas:

- Every state formula p is a temporal formula; it is true over the timed state sequence  $\rho = (\sigma, T)$  iff the initial state  $\sigma_0$  is a p-state.
- Every boolean combination of temporal formulas is a temporal formula, whose truth over a timed state sequence is determined from the truth of its components in the standard way.
- If p is a state formula,  $\phi$  a temporal formula, and  $l \in \mathbb{N}$ , then  $p \cup_{\geq l} \phi$  is a temporal formula; it is true over the timed state sequence  $\rho = (\sigma, \mathsf{T})$  iff either all  $\sigma_i$ , for  $i \geq 0$ , are p-states, or there is some position  $i \geq 0$  such that  $\mathsf{T}_i \geq \mathsf{T}_0 + l$ , and  $\phi$  is true over the i-th suffix  $\rho^i$  of  $\rho$ , and all  $\sigma_j$ , for  $0 \leq j < i$ , are p-states. We use the abbreviations  $p \cup \phi$ ,  $\square_{< l} p$ , and  $p \cup_{\geq l} \phi$  for the formulas  $p \cup_{\geq 0} \phi$ ,  $p \cup_{\geq l} true$ , and  $p \wedge (p \cup_{\geq l} \phi)$ , respectively.
- If  $\phi$  is a temporal formula and  $u \in \mathbb{N}$ , then  $\Diamond_{\leq u} \phi$  is a temporal formula; it is true over the timed state sequence  $\rho = (\sigma, \mathsf{T})$  iff there is some position  $i \geq 0$  such that  $\mathsf{T}_i \leq \mathsf{T}_0 + u$  and  $\phi$  is true over the *i*-th suffix  $\rho^i$  of  $\rho$ .

Temporal-logic aficionados will readily recognize the operators  $U_{\geq l}$ ,  $\square_{< l}$ , and  $\diamondsuit_{\leq u}$  as time-bounded versions of the standard (untimed) unless, always, and eventually operators. In particular, the formula  $p U_{\geq 0} q$  is true over a timed state sequence  $\rho = (\sigma, \mathsf{T})$  iff the untimed unless formula p U q is true over the state component  $\sigma$  of  $\rho$ :

```
either all \sigma_i, for i \geq 0, are p-states, or there is some position i \geq 0 such that q is true over the i-th suffix \sigma^i of \sigma and all \sigma_j, for 0 \leq j < i, are p-states.
```

For a general addition of time-bounded operators to linear temporal logic, see [AH90]. From now on, we use the convention that the letters p, q, r as well as  $\varphi$  (and primed versions) denote state formulas, while the letters  $\phi$ ,  $\psi$ , and  $\chi$  stand for arbitrary temporal formulas.

#### S-validity and S-soundness

We say that a temporal formula  $\phi$  is S-valid iff it is true over all computations of the timed transition system S. While (general) validity — truth over all timed state sequences — implies S-validity for every system S, the converse does not necessarily hold. In fact, even a state formula p that is S-valid may not be true in some states of S that do not occur along any run of S and, hence, p may not be generally valid. If a formula  $\phi$  is S-valid, then it is, by definition, satisfied by all initialized computations of S. Thus, to show that the given system S meets the specification  $\phi$ , it suffices to show that  $\phi$  is S-valid.

A proof rule is called S-sound iff the S-validity of all premises implies the S-validity of the conclusion. Any S-sound rule can be used for verifying properties of the given system S.

## Bounded invariance and bounded response

Two important classes of timing requirements for real-time systems can be defined by temporal formulas:

 A bounded-invariance property asserts that a condition holds continuously for a certain amount of time; it is often used to specify that something does not happen for a certain amount of time. Formally, we express bounded-invariance properties by temporal formulas of the form

$$p \rightarrow \Box_{< l} q$$

for state formulas p and q and  $l \in \mathbb{N}$ . The formula  $p \to \square_{< l} q$  is S-valid, for a timed transition system S, iff for all (initialized) computations  $\rho = (\sigma, \mathsf{T})$  of S and all  $i \geq 0$  and  $j \geq i$ ,

if  $\sigma_i$  is a p-state and  $T_j < T_i + l$ , then  $\sigma_j$  is a q-state;

that is, no p-state is followed by a  $\neg q$ -state within time less than l. A typical application of bounded invariance states a lower bound l on the termination of a multiprocessing system P with the termination condition r: the temporal formula

$$ready \rightarrow \square_{< l} \neg r$$

asserts that, if not started before time t, then P will not reach a final state before time t + l.

• A bounded-response property asserts that something happens within a certain amount of time. Formally, we express bounded-response properties by temporal formulas of the form

$$p \ \to \ \diamondsuit_{\leq u} \, q,$$

for state formulas p and q and  $u \in \mathbb{N}$ . The formula  $p \to \Diamond_{\leq u} q$  is S-valid, for a timed transition system S, iff for all (initialized) computations  $\rho = (\sigma, T)$  of S and all  $i \geq 0$ ,

if  $\sigma_i$  is a *p*-state, then there is some *q*-state  $\sigma_j$ , with  $j \geq i$ , such that  $T_j \leq T_i + u$ ;

that is, every p-state is followed by a q-state within time u. A typical application of bounded response states an upper bound u on the termination of a multiprocessing system P with the termination condition r: the temporal formula

$$start \rightarrow \Diamond_{\leq u} r$$

asserts that if all component processes of P are started synchronously at time t, then P is guaranteed to reach a final state no later than at time t + u. As the runs of timed transition systems are closed under shifting the origin of time, we shall, without loss of generality, henceforth assume that t = 0.

#### Monotonicity rules

We now introduce two important proof rules that are S-sound for every timed transition system S. The monotonicity rule U-MON allows us to weaken any of the three arguments of the bounded-unless operator:

A second monotonicity rule,  $\diamondsuit$ -MON, weakens either argument of the bounded-eventually operator:

$$\Diamond\text{-MON} \quad \frac{\phi \to \phi' \quad u' \geq u}{(\Diamond_{\leq u} \phi) \ \to \ (\Diamond_{\leq u'} \phi')}$$

It is not hard to see that both monotonicity rules are S-sound for every timed transition system S. Since propositional reasoning, too, is S-sound for every system S, we will refer to applications of the two weakening rules and propositional reasoning in derivations through the simple annotation "by monotonicity." For example, from the bounded-unless formula

$$p \rightarrow q \cup_{\geq l} r$$

we can establish, by monotonicity, both the bounded-invariance formula

$$p \rightarrow \square_{< l} q$$

and the unbounded unless formula

$$p \rightarrow q \cup r$$
.

Every unless formula can be read as an untimed formula of standard temporal logic and interpreted over state sequences; that is, it defines an untimed safety property.

# 6 Bounded-operator Reasoning

We show how to prove that a given timed transition system  $S = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$  meets its specification. In particular, we present a deductive system to establish the S-validity of bounded-invariance and bounded-response properties. The proof rules fall into four categories:

- 1. The single-step rules derive real-time properties that follow from the lower-bound or upper-bound requirement for a single transition.
- 2. The transitivity rules combine two local real-time properties of the same type that is, either two bounded-invariance properties or two bounded-response properties into a composite timing property.
- 3. The *induction* rules combine arbitrarily many local real-time properties of the same type into a global timing property.
- 4. The crossover rules combine local real-time properties of opposite types into a composite timing property.

#### 6.1 Deterministic rules

We begin by presenting the bounded-operator methodology for verifying deterministic systems without crossover reasoning: a timed transition system S is called deterministic if any two guards that are associated with outgoing edges of the same vertex in the timed transition diagram representation of S are disjoint. Nondeterministic systems require more complex (conditional) single-step reasoning and will be treated at the end of this section. Crossover reasoning is deferred to Section 8.

#### Single-step rules

The single-step lower-bound rule uses the minimal delay  $l_{\tau} \in \mathbb{N}$  of a transition  $\tau \in \mathcal{T}$  to infer a bounded-unless formula:

$$\begin{array}{cccc} \text{U-SS} & p & \neg \, enabled(\tau) \\ & p & \rightarrow & \varphi \\ & \left\{\varphi\right\}T - \tau \left\{\varphi\right\} \\ & \varphi & \rightarrow & q \\ & \underline{\left(\varphi \wedge \, enabled(\tau)\right) \, \rightarrow \, r} \\ & \overline{p \, \rightarrow \, q \, \mathsf{U}_{\geq l_{\tau}} \, r} \end{array}$$

The rule U-SS derives a temporal (bounded-unless) formula from premises all of which are state formulas, whose S-validity typically is shown by proving them generally valid. The state formula  $\varphi$  is called the *invariant* of the rule. Choosing r to be true, the rule infers a bounded-invariance property,

$$p \rightarrow \square_{< l_{\tau}} q$$

(note that the last premise holds trivially in this case). To see why the rule U-SS is S-sound, observe that whenever the transition  $\tau$  is not enabled, it cannot be taken for at least  $l_{\tau}$  time units.

The single-step upper-bound rule uses the maximal delay  $u_{\tau} \in \mathbb{N}$  of a transition  $\tau \in \mathcal{T}$  to infer a bounded-response formula:

This rule derives a *temporal* bounded-response formula from premises all of which are *state* formulas. The state formula  $\varphi$  is again called the *invariant* of the rule. To see why the rule  $\diamondsuit$ -SS is S-sound, recall that the transition  $\tau$  has to be taken before it would be continuously enabled for more than  $u_{\tau}$  time units.

To demonstrate a typical application of the single-step rules, we consider the single-process system P with the data precondition x = 0 and the following timed transition diagram:

The process P confirms that x = 0 and proceeds to the location  $\ell_1$ . Because of the delay interval [2,3] of the transition  $\tau_{0\to 1}$ , the final location  $\ell_1$  cannot be reached before time 2 and must be reached by time 3 (recall that P is taken to start at time 0). Using single-step reasoning, we can carry out a formal proof of this analysis. The bounded-invariance property that P does not terminate before time 2,

$$ready \rightarrow \square_{\leq 2} \neg at \mathcal{L}_1,$$

is established by an application of the single-step lower-bound rule U-SS with respect to the transition  $\tau_{0\to 1}$  (let the invariant  $\varphi$  be  $at \mathcal{L}_{\perp,0}$ ). The bounded-response property that P terminates by time 3,

$$start \rightarrow \Diamond_{\leq 3} at \mathcal{L}_1,$$

follows from the single-step upper-bound rule  $\diamondsuit$ -SS with respect to the transition  $\tau_{0\to 1}$  (use the invariant  $at \mathcal{L}_0 \wedge x = 0$ ).

#### Transitivity rules

To join a finite number of successive timing constraints into a more complicated real-time property, we introduce transitivity rules. The *transitive lower-bound* rule combines two bounded-unless formulas:

We refer to the formula  $\chi$  as the link of the rule. The transitive upper-bound rule combines two bounded-response formulas:

The formula  $\chi$  is again called the *link* of the rule. Both transitivity rules are easily seen to be S-sound for every timed transition system S.

We demonstrate the application of the transitivity rules by examining the single-process system P with the following timed transition diagram:

$$\{x=0\} \xrightarrow{\ell_0} \underbrace{\begin{array}{c} x=0? \\ [2,3] \end{array}} \underbrace{\ell_1} \xrightarrow{x=0?} \underbrace{\ell_2}$$

We want to show that P terminates not before time 4 and not after time 6. First, we prove the lower bound on the termination of P:

$$ready \rightarrow \square_{<4} \neg at \mathcal{L}_2.$$

By the transitive lower-bound rule U-TRANS, it suffices to show the two premises

$$ready \rightarrow (\neg at \mathcal{L}_2) \cup_{\geq 2} at \mathcal{L}_0, \tag{1}$$

$$at \mathcal{L}_0 \rightarrow (\neg at \mathcal{L}_2) \cup_{\geq 2} true.$$
 (2)

Both premises can be established by single-step lower-bound reasoning. To show the premise (1), we apply the rule U-SS with respect to the transition  $\tau_{0\to 1}$ , using the invariant  $at \mathcal{L}_{\perp,0}$ ; the premise (2) follows from the rule U-SS with respect to the transition  $\tau_{1\to 2}$  and the invariant  $at \mathcal{L}_{0,1}$ .

The upper bound on the termination of P,

$$start \rightarrow \Diamond_{\leq 6} at \mathcal{L}_2,$$


is concluded by the transitive upper-bound rule  $\diamondsuit ext{-}\mathbf{TRANS}$ . It suffices to show the premises

$$start \rightarrow \diamondsuit_{\leq 3} (at \mathcal{L}_1 \wedge x = 0),$$

$$(at \mathcal{L}_1 \wedge x = 0) \rightarrow \diamondsuit_{<3} at \mathcal{L}_2,$$

both of which can be established by single-step upper-bound reasoning (we use the two invariants  $at \mathcal{L}_0 \wedge x = 0$  and  $at \mathcal{L}_1 \wedge x = 0$ , respectively). Note that for lower-bound reasoning the link  $at \mathcal{L}_0$  identifies the last state before the transition  $\tau_{0 \to 1}$  is taken, while for upper-bound reasoning the link  $at \mathcal{L}_1 \wedge x = 0$  refers to the first state after  $\tau_{0 \to 1}$  is taken.

For an example with a (deterministic) branching structure, consider the process P' with the following timed transition diagram:



We show that P' terminates either at time 3 or at time 4. The proof requires a case analysis on the initial value of x, which determines which path of the transition diagram is taken. The lower bound

$$ready \rightarrow \Box_{<3} \neg at \mathcal{L}_3$$

is implied by the two bounded-invariance formulas

$$(ready \land x = 0) \rightarrow \Box_{<3} \neg at \mathcal{L}_3,$$

$$(ready \land x \neq 0) \rightarrow \Box_{<3} \neg at \mathcal{L}_3,$$

both of which can be derived by transitive lower-bound reasoning (as links use the two state formulas  $at \mathcal{L}_{\perp,0} \wedge x = 0$  and  $at \mathcal{L}_{\perp,0} \wedge x \neq 0$ , respectively). The upper bound

$$start \rightarrow \Diamond_{\leq 4} at \mathcal{L}_3$$

follows by a similar case analysis and transitive upper-bound reasoning.

So far we have examined only single-process examples. In general, several processes that communicate through shared variables interfere with each other. Consider the synchronous two-process shared-variables multiprocessing system with the data precondition x = 1 and the following timed transition diagrams:

$$P_{1}: \qquad \underbrace{\ell_{0}^{1} \qquad x = 0?}_{[2,3]} \underbrace{\ell_{1}^{1}}_{1}$$

$$\{x = 1\}$$

$$P_{2}: \qquad \underbrace{\ell_{0}^{2} \qquad x := 0}_{[1,1]} \underbrace{\ell_{1}^{2}}_{1}$$

The first process,  $P_1$ , is identical to a previous example; with a minimal delay of 2 time units and a maximal delay of 3 time units, it confirms that x = 0 and proceeds to the location  $\ell_1^1$ . However, this time the value of x is not 0 from the very beginning, but set to 0 by the second process,  $P_2$ , only at time 1. Thus,  $P_1$  can reach its final location  $\ell_1^1$  no earlier than at time 3 and no later than at time 4.

For a formal proof we need the transitivity rules. The bounded-invariance property

$$ready \rightarrow \Box_{<3} \neg at \mathcal{L}_1^1$$

is established by an application of the transitive lower-bound rule U-TRANS. It suffices to show the premises

$$ready \rightarrow (\neg at \mathcal{L}_1^1) \cup_{\geq 1} (at \mathcal{L}_{\perp,0}^1 \wedge x = 1),$$
$$(at \mathcal{L}_{\perp,0}^1 \wedge x = 1) \rightarrow (\neg at \mathcal{L}_1^1) \cup_{\geq 2} true,$$

both of which follow from single-step lower-bound reasoning. Similarly, the transitive upper-bound rule  $\diamondsuit$ -TRANS is used to show the bounded-response property

$$start \rightarrow \diamondsuit_{<4} at \mathcal{L}_1^1$$

from the link  $at \mathcal{L}_0^1 \wedge x = 0$ .

#### Induction rules


To prove lower and upper bounds on the execution time of program loops, we need to combine a state-dependent number of bounded-invariance or bounded-response properties. For this purpose it is economical to have induction schemes.

The inductive lower-bound rule U-IND generalizes the transitive lower-bound rule U-TRANS; it combines a potentially large number of similar bounded-unless formulas in a single proof step. Assume that the new, rigid variable  $i \in V$  ranges over the integers Z; for any  $n \in N$ :

$$\begin{array}{cccc} \text{U-IND} & \frac{(\varphi(i) \ \land \ i > 0) \ \rightarrow \ p \ \bigcup_{\geq l} \varphi(i-1)}{\varphi(n) \ \rightarrow \ p \ \bigcup_{\geq n \cdot l} \varphi(0)} \end{array}$$

By  $\varphi(i-1)$  we denote the state formula that results from the inductive invariant  $\varphi(i)$  by replacing all occurrences of the variable i with the expression i-1; the formulas  $\varphi(n)$  and  $\varphi(0)$  are obtained analogously. Note that every instance of the rule U-IND, for any constant  $n \in \mathbb{N}$ , is derivable from the transitive lower-bound rule U-TRANS.

For a demonstration of inductive lower-bound reasoning, we consider the following single-process system P:



The process P decrements the value of x until it is 0, at which point P proceeds to the location  $\ell_2$ . Since x starts out with the value 5 and each decrement operation takes at least 2 time units, while the tests are instantaneous, the final location  $\ell_2$  cannot be reached before time 10. This lower bound,

$$ready \rightarrow \Box_{<10} \neg at \mathcal{L}_2,$$

follows by transitivity and monotonicity from the two bounded-unless properties

$$ready \rightarrow (\neg at \mathcal{L}_2) \cup_{\geq 2} (at \mathcal{L}_1 \wedge x = 5), \tag{1}$$

$$(at \mathcal{L}_1 \wedge x = 5) \rightarrow (\neg at \mathcal{L}_2) \cup_{>8} (at \mathcal{L}_1 \wedge x = 1). \tag{2}$$

The first property, (1), is enforced by two single-step lower bounds; the second property, (2), can be derived by the inductive lower-bound rule U-IND from the premise

$$(at \mathcal{L}_1 \wedge x = i + 1 \wedge i > 0) \rightarrow (\neg at \mathcal{L}_2) \cup_{\geq 2} (at \mathcal{L}_1 \wedge x = i),$$

which is concluded by transitive reasoning.

The inductive lower-bound rule has a twin that combines several similar bounded-response formulas by adding up there upper bounds u. In fact, both induction rules can be generalized, by letting the bounds l and u vary as functions of i. In its more general form, we state only the *inductive* upper-bound rule. It uses again a new, rigid variable  $i \in V$  that ranges over the integers Z; for any  $n \in \mathbb{N}$ :

Every instance of this rule is derivable from the transitive upper-bound rule  $\diamondsuit$ -TRANS.

The general form of the inductive upper-bound rule is useful to prove upper bounds for programs with loops whose execution time is not uniform. An example for such a system is the following odd-even variant of the process P:

The upper bound

$$start \rightarrow \Diamond_{\leq 12} at \mathcal{L}_2$$

follows by transitivity from the bounded-response property

$$start \rightarrow \diamondsuit_{<12} (at \mathcal{L}_0 \wedge x = 0),$$


which can be concluded by the inductive upper-bound rule  $\lozenge$ -IND from the premise

$$(at \mathcal{L}_0 \ \land \ x = i \ \land \ i > 0) \ \rightarrow \ \diamondsuit_{\leq 2 + even(i)} (at \mathcal{L}_0 \ \land \ x = i - 1)$$

(the expression even(i) evaluates to either 1 or 0 depending on whether the value of i is even). This bounded-response formula follows from transitive reasoning.

#### 6.2 Conditional rules

Unfortunately, the proof rules we have designed are not strong enough to show tight bounds on nondeterministic systems. To see this, consider the following nondeterministic variant P of a process encountered previously:



As before, P terminates either at time 3 or at time 4. However, during an execution of P, one of the two transitions  $\tau_{0\to 1}$  and  $\tau_{0\to 2}$  is chosen nondeterministically. Thus we cannot carry out a case analysis with respect to a state formula that selects a unique guard. Instead, we proceed in two steps. First we establish an untimed safety formula that enumerates all possible nondeterministic choices. Then we decorate the unbounded temporal formula with time bounds.

Step 1 To establish the S-validity of a temporal formula  $\phi$  that contains only unbounded unless operators (i.e.,  $U_{\geq 0}$ ), it suffices to show that  $\phi$  is true over all run fragments of the untimed transition system  $S^-$  that underlies S. This can be achieved with the help of any conventional timeless proof system (for instance, the proof system given in [MP83]).

For example, to derive the lower bound 3 on the termination of our example P, we show the untimed formula

$$ready \rightarrow ((at \mathcal{L}_{\perp} \cup^{+} at \mathcal{L}_{0} \cup^{+} at \mathcal{L}_{1}) \vee (at \mathcal{L}_{\perp} \cup^{+} at \mathcal{L}_{0} \cup^{+} at \mathcal{L}_{2}))$$
 (†)

(nested unless operators associate to the right).

Step 2 To add time bounds to this disjunction of nested unless formulas, we need conditional single-step rules. They establish single-step real-time bounds under the assumption that a particular disjunct has been chosen. The time bounds can, then, be combined by the transitivity rules.

#### Nondeterministic lower bounds

The conditional single-step lower-bound rule uses the minimal delay  $l_{\tau} \in \mathbb{N}$  of a transition  $\tau \in \mathcal{T}$ :

$$\begin{array}{c} \text{U-CSS} & p \rightarrow \neg enabled(\tau) \\ \frac{\{q\}\,\mathcal{T} - \tau\,\{q\,\vee\,\neg r\}}{(p\,\mathsf{U}^+_{\geq l}\,q\,\mathsf{U}^+\,(r\,\wedge\,\phi)) \,\rightarrow\, (p\,\mathsf{U}^+_{\geq l}\,q\,\mathsf{U}^+_{\geq l\tau}\,(r\,\wedge\,\phi))} \end{array}$$

The rule U-CSS is S-sound for any temporal formula  $\phi$ .

In our example, we use the conditional single-step lower-bound rule U-CSS with respect to the transitions  $\tau_{0\to 1}$  and  $\tau_{0\to 2}$  to derive the conditional single-step bounds

$$\begin{array}{lll} (at \mathcal{L}_{\perp} \ U^{+} \ at \mathcal{L}_{0} \ U^{+} \ at \mathcal{L}_{1}) & \rightarrow & (at \mathcal{L}_{\perp} \ U^{+} \ at \mathcal{L}_{0} \ U^{+}_{\geq 2} \ at \mathcal{L}_{1}), \\ \\ (at \mathcal{L}_{\perp} \ U^{+} \ at \mathcal{L}_{0} \ U^{+} \ at \mathcal{L}_{2}) & \rightarrow & (at \mathcal{L}_{\perp} \ U^{+} \ at \mathcal{L}_{0} \ U^{+}_{\geq 1} \ at \mathcal{L}_{2}). \end{array}$$

They allow us to conclude, from (†),

$$ready \rightarrow ((at \mathcal{L}_{\perp} \cup^{+} at \mathcal{L}_{0} \cup^{+}_{\geq 2} at \mathcal{L}_{1}) \vee (at \mathcal{L}_{\perp} \cup^{+} at \mathcal{L}_{0} \cup^{+}_{\geq 1} at \mathcal{L}_{2})). \tag{\ddagger}$$

To collapse nested bounded-unless operators, we use the temporal formula U-COLL:

$$\mathsf{U-COLL} \qquad (p \, \mathsf{U}_{\geq l_1} \, q \, \mathsf{U}_{\geq l_2} \, \phi) \ \rightarrow \ ((p \, \vee \, q) \, \mathsf{U}_{\geq l_1 + l_2} \, \phi)$$

Note that this temporal formula, which is generally valid, can be derived by from transitive lower-bound rule U-TRANS by using the two tautologies

$$(p \cup_{\geq l_1} q \cup_{\geq l_2} \phi) \rightarrow (p \cup_{\geq l_1} q \cup_{\geq l_2} \phi),$$
  
 $(q \cup_{\geq l_2} \phi) \rightarrow (q \cup_{\geq l_2} \phi).$ 

From (‡) we obtain by collapsing and monotonicity

ready 
$$\rightarrow ((at \mathcal{L}_{\perp,0} \cup_{\geq 2}^+ at \mathcal{L}_1) \vee (at \mathcal{L}_{\perp,0} \cup_{\geq 1}^+ at \mathcal{L}_2));$$

that is, using the (untimed) validity pU true and monotonicity,

$$ready \rightarrow ((at \mathcal{L}_{\perp,0} \cup_{\geq 2}^+ at \mathcal{L}_1 \cup^+ true) \vee (at \mathcal{L}_{\perp,0} \cup_{\geq 1}^+ at \mathcal{L}_2 \cup^+ true)).$$

Adding conditional single-step lower bounds for the transitions  $\tau_{1\rightarrow3}$  and  $\tau_{2\rightarrow3}$  gives

$$ready \rightarrow ((at \mathcal{L}_{\perp,0} \cup_{\geq 2}^+ at \mathcal{L}_1 \cup_{\geq 1}^+ true) \vee (at \mathcal{L}_{\perp,0} \cup_{\geq 1}^+ at \mathcal{L}_2 \cup_{\geq 2}^+ true)),$$

and by collapsing and monotonicity we finally arrive at the desired bounded-invariance property

$$ready \rightarrow \square_{\leq 3} \neg at \mathcal{L}_3$$
.

#### Nondeterministic upper bounds

Conditional upper-bound reasoning does not require the nesting of unless operators. The conditional single-step upper-bound rule uses the maximal delay  $u_{\tau} \in \mathbb{N}$  of a transition  $\tau \in \mathcal{T}$ :

Clearly, the rule  $\diamondsuit$ -CSS is S-sound for any temporal formula  $\phi$ . Note that the second premise of this rule is trivially valid if  $\tau$  becomes disabled by being taken, as is the case for all transitions of a timed transition system that is given by timed transition diagrams (recall that we have ruled out self-loops in transition diagrams). It is also worth pointing out that both conditional lower-bound and conditional upper-bound reasoning rely only on assumptions that are built only from state formulas by positive boolean connectives and unbounded unless operators and, therefore, define untimed safety properties. Accordingly, the first step of conditional reasoning can be carried out by any untimed method for deriving safety properties.

To derive the upper bound 4 on the termination of our example P, we show first the untimed formula

$$start \rightarrow ((at \mathcal{L}_0 \cup at \mathcal{L}_1) \vee (at \mathcal{L}_0 \cup at \mathcal{L}_2)).$$

By the conditional single-step upper-bound rule  $\diamondsuit$ -CSS with respect to the transitions  $\tau_{0\to 1}$  and  $\tau_{0\to 2}$ , we derive the conditional single-step bounds

$$(\mathit{at}\, \mathcal{L}_0\, \mathsf{U}\, \mathit{at}\, \mathcal{L}_1) \ \to \ \Diamond_{\leq 2}\, \mathit{at}\, \mathcal{L}_1,$$

$$(at \mathcal{L}_0 \cup at \mathcal{L}_2) \rightarrow \Diamond_{\leq 2} at \mathcal{L}_2.$$

They allow us to conclude

$$start \rightarrow (\diamondsuit_{\leq 2} at \mathcal{L}_1 \lor \diamondsuit_{\leq 2} at \mathcal{L}_2).$$

Now we can proceed by unconditional upper-bound reasoning to arrive at the desired bounded-response property

$$start \rightarrow \diamondsuit_{\leq 4} at \mathcal{L}_3.$$

# 7 Explicit-clock Reasoning

None of our state formulas is able to refer to the value of the time, because the only real-time references that are admitted in temporal formulas are time bounds on temporal operators. In this section, we investigate the consequences of extending the notion of state, by adding a variable t that represents, in every state, the current time. This extension is interesting, because once we are given explicit access to the global clock through the clock variable t, both bounded-invariance and bounded-response properties can alternatively be formulated as unbounded unless formulas and, consequently, be verified by conventional timeless techniques for establishing safety properties of transition systems.

# 7.1 Explicit-clock transition systems

Let  $S = \langle V, \Sigma, \Theta, \mathcal{T}, l, u \rangle$  be a timed transition system. We introduce the following new variables:

- A clock variable t that ranges over the integers Z; it records, in every state  $\sigma_i$  of a computation  $\rho = (\sigma, T)$ , the corresponding time  $T_i$ .
- For every transition  $\tau \in \mathcal{T}$ , a delay counter  $\delta_{\tau}$  that ranges over the set  $\{0,1,\ldots u_{\tau}\}$  of nonnegative integers; it records, in every state of a computation, for how many clock ticks the transition  $\tau$  has been continuously enabled without being taken. We write  $\delta^i_{j\to k}$  short for  $\delta_{\tau^i_{j\to k}}$ .

The explicit-clock transition system  $S^* = \langle V^*, \Sigma^*, \Theta^*, \mathcal{T}^* \rangle$  associated with S is defined to be the following untimed transition system:

- 1.  $V^* = V \cup \{\mathbf{t}\} \cup \{\delta_{\tau} \mid \tau \in \mathcal{T}\}.$
- 2.  $\Sigma^*$  contains all interpretations of  $V^*$ . Thus, every state  $\sigma \in \Sigma^*$  of  $S^*$  is a tuple that contains a state  $\sigma^- \in \Sigma$  of S, a value  $\sigma(\mathbf{t}) \in \mathbb{N}$  for the clock variable  $\mathbf{t}$ , and a value  $\sigma(\delta_\tau) \in \mathbb{N}$  for each delay counter  $\delta_\tau$ .
- 3. A state of  $S^*$  is initial iff it extends an initial state of S:

$$\sigma \in \Theta^*$$
 iff  $\sigma^- \in \Theta$ .

4. Every transition of S is extended:  $\mathcal{T}^*$  contains, for every  $\tau \in \mathcal{T}$ , a transition  $\tau^*$  such that  $(\sigma_1^*, \sigma_2^*) \in \tau^*$  iff for all  $\tau' \in \mathcal{T}$ ,

$$\begin{split} &(\sigma_1,\sigma_2) \in \tau, \\ &\sigma_1^*(\delta_\tau) \geq l_\tau, \\ &\sigma_2^*(\mathbf{t}) = \sigma_1^*(\mathbf{t}), \\ &\sigma_2^*(\delta_{\tau'}) = \left\{ \begin{array}{ll} \sigma_1^*(\delta_{\tau'}) & \text{if } \tau' \neq \tau \text{ and } \tau' \text{ is enabled on } \sigma_2, \\ 0 & \text{otherwise.} \end{array} \right. \end{split}$$

The second clause,  $\sigma_1^*(\delta_{\tau}) \geq l_{\tau}$ , enforces all lower-bound requirements.

In addition,  $T^*$  contains the *idle* transition  $\tau_I^*$  and the *tick* transition  $\tau_T^*$ , which advances time:  $(\sigma_1^*, \sigma_2^*) \in \tau_T^*$  iff for all  $\tau' \in \mathcal{T}$ ,

$$\begin{split} &\sigma_1 = \sigma_2, \\ &\sigma_2^\star(\mathbf{t}) = \sigma_1^\star(\mathbf{t}) + 1, \\ &\sigma_2^\star(\delta_{\tau'}) = \left\{ \begin{array}{ll} \sigma_1^\star(\delta_{\tau'}) + 1 & \text{if } \tau' \neq \tau \text{ and } \tau' \text{ is enabled on } \sigma_2, \\ 0 & \text{otherwise,} \end{array} \right. \\ &\sigma_2^\star(\delta_{\tau'}) \leq u_{\tau'}. \end{split}$$

The last clause enforces all finite upper-bound requirements.

From  $S^*$  we obtain a fair transition system ([MP89a]) by adding the following fairness requirements:

- 5. A weak-fairness (justice) assumption stipulates that a transition cannot be continuously enabled without being taken. Let the weakly-fair extension  $S^j$  of  $S^*$  be the fair transition system that is obtained from  $S^*$  by adding a weak-fairness assumption for every transition  $\tau^*$  if  $\tau$  has a maximal delay  $\infty$ .
- 6. A strong-fairness assumption stipulates that a transition cannot be enabled infinitely often without being taken. Let the strongly-fair extension  $S^f$  of  $S^*$  be the fair transition system that is obtained from  $S^j$  by adding a strong-fairness assumption for the tick transition  $\tau_T$ .

It is not hard to see that the timed transition system S and the fair explicit-clock transition system  $S^f$  are related in the following way:

- For every initialized computation  $(\sigma, T)$  of S, there is an infinite state sequence  $\sigma^*$  with  $(\sigma^*)^- = \sigma$  and  $\sigma^*(t) = T$  such that  $\sigma^*$  is an initialized computation of  $S^f$  (in the first state of  $\sigma^*$ , choose the delay counters of all enabled transitions larger than all minimal delays of S; otherwise, let all delay counters record the times that the corresponding transitions have been enabled).
- For every initialized computation  $\sigma$  of  $S^f$ , the timed state sequence  $(\sigma^-, \sigma(\mathbf{t}))$  is an initialized computation of S.

### 7.2 Explicit-clock formulas

We now translate every bounded-invariance and bounded-response formula  $\phi$  over V into an untimed unless formula  $\phi^*$  that contains the clock variable  $\mathbf{t}$ . The explicit-clock formula  $\phi^*$  is constructed such that it it  $S^*$ -valid iff  $\phi$  is S-valid:

• The explicit-clock translation of the bounded-invariance formula  $p o \Box_{< l} q$  is

$$(p \wedge \mathbf{t} = T) \rightarrow q \cup (\mathbf{t} \geq T + l),$$

for a new, rigid variable  $T \in V$  that ranges over Z (recall that V supplies suitable variables that occur neither in the description of S nor in p or q).

• The explicit-clock translation of the bounded-response formula  $p o \Diamond_{\leq u} q$  is

$$(p \wedge \mathbf{t} = T) \rightarrow (\mathbf{t} \leq T + u) \cup q.$$

for a new, rigid variable  $T \in V$  that ranges over Z.

Both unless formulas use the rigid variable T to record the time of the p-state. In the case of bounded-response properties, the explicit-clock translation exploits the fact that the time is guaranteed to reach and surpass T + u, for any value of T. We emphasize that neither of the state formulas p and q may contain free occurrences of the clock variable or any of the delay counters.

From the correspondence between the computations of the timed transition system S and the fair explicit-clock transition system  $S^f$  it follows that the explicit-clock formula  $\phi^*$  is  $S^f$ -valid iff  $\phi$  is S-valid. Indeed, since the explicit-clock translations of bounded-invariance and bounded-response properties are safety formulas, there is no need to add fairness assumptions to the explicit-clock transition system:

$$\phi^*$$
 is  $S^*$ -valid iff  $\phi$  is  $S$ -valid.

# 7.3 Untimed temporal reasoning about real time

This result leads to an alternative and quite different approach to the verification of real-time properties: to prove the S-validity of a real-time property  $\phi$  (over V), we establish instead the S\*-validity of the untimed safety formula  $\phi^*$  (over  $V^*$ ). To show the unbounded unless formulas that result from translating bounded-invariance and bounded-response properties, a single timeless unless rule suffices ([MP83]):

$$\begin{array}{c|c} \textbf{UNLESS} & p \to (\varphi \lor r) \\ & \{\varphi\} \, \mathcal{T}^* \, \{\varphi \lor r\} \\ & \underline{\varphi \to q} \\ \hline & p \to q \, \forall \, r \end{array}$$

We point out that all three premises of the *unless* rule are state formulas over the augmented set  $V^*$  of variables; their  $S^*$ -validity typically is shown by proving them generally valid. The state formula  $\varphi$  is called the *invariant* of the rule, because the main (i.e., second) premise asserts that  $\varphi$  is preserved by all transitions of the system  $S^*$  (unless the desired state condition r is established).

To demonstrate this kind of "explicit-clock" real-time reasoning, consider again the single-process system P with the data precondition x = 0 and the following timed transition diagram:

$$\{x=0\} \xrightarrow{\qquad \qquad \ell_0 \qquad x=0? \qquad \ell_1} \ell_1$$

The lower bound on the termination of P,

$$ready \rightarrow \square_{\leq 2} \neg at \mathcal{L}_1,$$

is translated into the explicit-clock formula

$$(ready \wedge t = T) \rightarrow (\neg at \mathcal{L}_1) \cup (t \geq T + 2),$$

which can be derived by the unless rule from the invariant

$$(at \mathcal{L}_{\perp} \, \wedge \, \mathbf{t} \geq T) \, \vee \, (at \mathcal{L}_{0} \, \wedge \, \mathbf{t} \geq T + \delta_{0 \rightarrow 1})$$

(recall that the delay counter  $\delta_{0\to 1}$  of the transition  $\tau_{0\to 1}$  ranges over the set  $\{0,1,2,3\}$  only). The upper bound on the termination of P,

$$start \rightarrow \diamondsuit_{\leq 3} at \mathcal{L}_1,$$

is translated into the untimed unless formula

$$(start \wedge \mathbf{t} = T) \rightarrow (\mathbf{t} \leq T + 3) \cup at \mathcal{L}_1,$$

which can be concluded by the unless rule from the invariant

$$at \mathcal{L}_0 \wedge x = 0 \wedge T \leq \mathbf{t} \leq T + 3 \wedge \mathbf{t} \leq T + \delta_{0 \to 1}$$

# 8 Completeness

The unless rule is known to be complete, relative to state reasoning, for establishing unless formulas, provided the underlying data types and the assertion language are sufficiently powerful to encode runs of transition systems ([MP83]). From the results of the previous section it follows immediately that explicit-clock reasoning is relative complete for showing bounded-invariance as well as bounded-response properties. As for bounded-operator reasoning, we first show relative completeness in the case that all real-time constraints are either lower bounds or upper bounds. This case does not require crossover reasoning. Then we present crossover rules to combine lower-bound and upper-bound constraints.

#### 8.1 Crossover-free reasoning

Given a timed transition system S, we assume that all untimed safety properties of S can be derived; that is, we assume an untimed proof system that is complete for timeless safety reasoning. Although such a proof system cannot exist for most data domains, there are temporal proof systems that are complete relative to state reasoning ([MP89b]). In addition, we suppose that the nontrivial timing constraints of S are either all minimal delays or all maximal delays. The following theorem shows that under these assumptions, our bounded-operator rules can derive every bounded-invariance and bounded-response property of S.

Theorem. Let  $S = \langle V, \Sigma, \Theta, T, l, u \rangle$  be a timed transition system such that either  $l_{\tau} = 0$  for all  $\tau \in T$  or  $u_{\tau} = \infty$  for all  $\tau \in T$ . Let  $\phi$  be a bounded-invariance or a bounded-response formula. If  $\phi$  is S-valid, then it can be derived by the monotonicity, transitivity, and conditional single-step rules relative to untimed safety reasoning.

**Proof.** (1) Suppose that all maximal delays of S are  $\infty$ . First we observe that, under the given restrictions, untimed reasoning is complete for untimed properties of S. This is because, in the absence of finite maximal delays, there is a time sequence T for every computation  $\sigma$  of the untimed weakly-fair transition system  $S_j^-$  that underlies S such that  $(\sigma, T)$  is a computation of S (choose all time steps large enough). It follows that any untimed temporal formula that is S-valid is also  $S_j^-$ -valid and, thus, can be established by untimed reasoning.

Any bounded-response property is either trivially not S-valid or can be established by untimed safety reasoning. Now suppose that the bounded-invariance property

$$p \to \square_{< l} \neg q \tag{1}$$

is S-valid; we show that it can be derived within our proof system. The main idea is to see that in order for (1) to be valid, for any p-state in an initialized computation of S there has to be a sequence of nonoverlapping single-step lower bounds that add up to at least l before a q-state can be reached. We show that there are only finitely many such ways in which a q-state can be delayed for l time units; hence they can be enumerated by a single untimed formula.

Consider an arbitrary computation  $\rho = (\sigma, \mathsf{T})$  of S such that  $\sigma_i$ , for  $i \geq 0$ , is a p-state. Let  $\sigma_j$  be the first q-state with  $j \geq i$ ; if no such state exists, let  $j = \infty$ . We write  $\tau_k$  for the transition that is completed at position  $k \geq 0$  of  $\rho$ . A lower-bound l-constraint pattern for  $\sigma_{i..j}$  is a finite sequence of nonoverlapping single-step lower bounds between i and j that add up to at least l. Formally,

a constraint pattern C is a sequence of transitions  $\tau_{i_1}, \ldots \tau_{i_n}$ . The pattern C is a lower-bound l-constraint pattern iff

$$\sum_{1 \le k \le n} l_{\tau_{i_k}} \ge l;$$

it is a lower-bound constraint pattern for  $\sigma_{i...j}$  iff

- (a)  $i = i_0 < i_1 < \cdots < i_n \le j$  and
- (b) for all  $1 \le k \le n$ , the transition  $\tau_{i_k}$  is not enabled on some state  $\sigma_{j_k}$  such that  $i_{k-1} < j_k < i_k$ .

A lower-bound constraint pattern for  $\sigma_{i..j}$  can be visualized by annotating the computation  $\rho$  with backward arrows that represent single-step lower bounds:

$$\sigma$$
:  $i_1$   $i_2$   $i_2$   $i_2$   $i_3$   $i_4$   $i_5$   $i_5$   $i_5$   $i_5$ 

Two constraint patterns are equivalent iff one is a subpattern of the other (i.e., can be obtained by omitting transitions). It is not hard to show the following two properties of lower-bound constraint patterns:

Property A There is a lower-bound *l*-constraint pattern for  $\sigma_{i...j}$  (use the truth of (1) over the *i*-th suffix of  $\rho$ ).

**Property B** There are only finitely many different equivalence classes of lower-bound *l*-constraint patterns.

We add, for every transition  $\tau \in \mathcal{T}$ , the boolean variable  $completed_{\tau}$  to our language; it is intended to be true in a state  $\sigma_i$ , for  $i \geq 0$ , of a computation  $\rho = (\sigma, \tau)$  iff the transition  $\tau$  is completed at position i of  $\rho$ . For our purpose, it turns out to be sufficient that  $completed_{\tau}$  satisfies the two axioms

$$\{true\} \tau \{completed_{\tau}\},$$
 
$$\{true\} \tau - \tau \{\neg completed_{\tau}\}.$$
 
$$(\dagger)$$

By Property A, there is an untimed formula of the form

$$(\neg q) \cup (\neg q \land \neg enabled(\tau_{i_1})) \cup^+ (\neg q) \cup^+ (\neg q \land completed_{\tau_{i_1}}) \cup^+ \dots \cup^+ (\neg q \land completed_{\tau_{i_n}})$$

that is true over the *i*-th suffix of  $\rho$ . Since there are, by Property B, only finitely many formulas of this form,  $p \to \psi$  for some finite disjunction  $\psi$  of nested unless formulas is S-valid and, thus, given by untimed safety reasoning. From (†) we infer by the conditional single-step lower-bound rule U-CSS with respect to any transition  $\tau \in \mathcal{T}$  that


$$\begin{array}{ccc} (\neg enabled(\tau)) \ \mathsf{U}^+_{\geq l} \ \varphi \ \mathsf{U}^+ \ (completed_\tau \ \land \ \phi) & \rightarrow \\ & (\neg enabled(\tau)) \ \mathsf{U}^+_{\geq l} \ \varphi \ \mathsf{U}^+_{\geq l_\tau} \ (completed_\tau \ \land \ \phi) \end{array}$$

for any state formula  $\varphi$  and temporal formula  $\phi$ . Hence we can decorate the untimed nested unless formula with time bounds. By repeated collapsing and monotonicity similar to the sample lower-bound derivation of Subsection 6.2, we arrive at the desired bounded-invariance property (1).

(2) Now suppose that all minimal delays of S are 0; the proof proceeds similarly to the previous case. Untimed reasoning is complete for untimed properties of S, because S is operational. Any bounded-invariance property is either trivially not S-valid or can be established by untimed safety reasoning. So let us assume that the bounded-response property

$$p \to \lozenge_{\leq u} q \tag{2}$$

is S-valid. Consequently, every p-state in an initialized computation of S has to be followed by a q-state that can be reached by a sequence of overlapping single-step upper bounds that add up to at most u. We visualize single-step upper bounds by forward arrows:



Formally, let  $\rho = (\sigma, \mathsf{T})$  be a computation of S such that  $\sigma_i$ , for  $i \geq 0$ , is a p-state, and let  $\sigma_j$  be the first q-state with  $j \geq i$ . For the sake of simplicity, we assume that the transition  $\tau_k$ , which is completed at the position  $k \geq 0$  of  $\rho$ , is not enabled on  $\sigma_k$  (otherwise split  $\tau_k$  into two identical transitions with different names). A constraint pattern  $\tau_{i_1}, \ldots \tau_{i_n}$  is an upper-bound u-constraint pattern iff

$$\sum_{1\leq k\leq n}u_{\tau_{i_k}}\leq u;$$

it is an upper-bound constraint pattern for  $\sigma_{i...j}$  iff

- (a)  $i = i_0 < i_1 < \cdots < i_{n-1} < j \le i_n$  and
- (b) for all  $1 \le k \le n$ , the transition  $\tau_{i_k}$  is enabled but not completed at all states  $\sigma_{j_k}$  such that  $i_{k-1} \le j_k < i_k$ .

It is not hard to see that upper-bound constraint patterns, too, satisfy two crucial properties:

Property A There is an upper-bound u-constraint pattern for  $\sigma_{i...j}$  (use the truth of (2) over the *i*-th suffix of  $\rho$ ).

**Property B** There are only finitely many different equivalence classes of upper-bound u-constraint patterns (use the operationality of S).

By Property A, there is an untimed formula of the form

$$\begin{array}{c} (\mathit{enabled}(\tau_{i_1}) \ \land \ \neg \mathit{completed}_{\tau_{i_1}}) \ \cup \ (\mathit{enabled}(\tau_{i_2}) \ \land \ \neg \mathit{completed}_{\tau_{i_2}}) \ \cup \ \ldots \\ \ \cup \ (\mathit{enabled}(\tau_{i_n}) \ \land \ \neg \mathit{completed}_{\tau_{i_n}}) \ \cup \ q \end{array}$$

that is true over the *i*-th suffix of  $\rho$ . By Property B, there is again a finite disjunction  $\psi$  of nested unless formulas such that the implication  $p \to \psi$  is S-valid and, therefore, given by untimed safety reasoning. By repeated application of the conditional single-step upper-bound rule  $\diamondsuit$ -CSS, transitivity, and monotonicity, we arrive at the desired bounded-response property (2). More specifically, to collapse nested bounded-eventually operators, we can use the valid temporal formula  $\diamondsuit$ -COLL, which is derivable from the transitive upper-bound rule  $\diamondsuit$ -TRANS:


$$\Diamond\text{-COLL} \quad (\Diamond_{\leq u_1} \Diamond_{\leq u_2} \phi) \ \to \ \Diamond_{\leq u_1+u_2} \phi$$

#### 8.2 Crossover reasoning

So far, we have used lower-bound rules to derive bounded-invariance properties and we have used upper-bound to derive bounded-response properties. In general, the situation is more complicated: both the lower-bound and the upper-bound rules may be necessary to derive a bounded-invariance (or bounded-response) property. Indeed, we may need additional crossover rules, which combine lower-bound and upper-bound requirements.

## Example: Race condition

The need for crossover rules can be illustrated by a multiprocessing system that looks innocent at first glance but turns out to be rather intricate, because its execution time depends on an interesting interplay of the minimal delays and the maximal delays for transitions that belong to different processes. This *increment-decrement* system is defined by the following timed transition diagram:



We wish to analyze the worst-case (maximal) running time of the synchronous two-process shared-variables multiprocessing system

$${x = 1, y = 0}[P_1||_s P_2].$$

Note that the first process,  $P_1$ , consumes the maximal amount of time if its first loop, in which the value of y is incremented, is executed as often (fast) as possible — 11 times: the control of  $P_1$  may enter the first loop 11 times before and at time 10, the latest time at which the second process closes the loop, and it may spend another 10 time units in the first loop after the guard has been reversed. In this worst (slowest) case, the first loop is left at time 20 with y = 11 and, thus, the second loop may use up no more than 110 time units. It follows that  $P_1$  terminates by time 130.

Assuming that assignments cost at least 2 time units (instead of 1), tests still being free, the maximal value of y would be only 6, implying termination by time 80: the increase of individual lower bounds decreases the composite upper bound! This phenomenon vividly demonstrates that real-time reasoning amounts to more than simply adding up minimal delays or maximal delays of individual transitions; it shows that lower-bound and upper-bound requirements are not independent, but may jointly affect the global time bounds for the execution time of a system.

Let us now formally prove the upper bound 130 on the termination of  $P_1$  by explicit-clock reasoning. To simplify the derivation, we may assume that both processes start simultaneously at time 0. Then we can infer the explicit-clock formula

$$(start \wedge \mathbf{t} = \delta_{0 \rightarrow 1}^1 = \delta_{0 \rightarrow 1}^2 = 0) \rightarrow (\mathbf{t} \leq 130) \cup at \mathcal{L}_4^1$$

by the unless rule from the following global invariant:

$$\begin{array}{l} (at \mathcal{L}_{0}^{1} \ \wedge \ at \mathcal{L}_{0}^{2} \ \wedge \ (y=t=\delta_{0\to 1}^{2}=0 \ \vee \ 1 \leq y \leq t=\delta_{0\to 1}^{2})) \ \vee \\ (at \mathcal{L}_{1}^{1} \ \wedge \ at \mathcal{L}_{0}^{2} \ \wedge \ y+\delta_{1\to 0}^{1} \leq t=\delta_{0\to 1}^{2}) \ \vee \\ (at \mathcal{L}_{0}^{1} \ \wedge \ at \mathcal{L}_{1}^{2} \ \wedge \ 1 \leq y \leq 11 \ \wedge \ t \leq 20) \ \vee \\ (at \mathcal{L}_{1}^{1} \ \wedge \ at \mathcal{L}_{1}^{2} \ \wedge \ y \leq 10 \ \wedge \ t \leq 10 + \delta_{1\to 0}^{1}) \ \vee \\ (at \mathcal{L}_{2}^{1} \ \wedge \ at \mathcal{L}_{1}^{2} \ \wedge \ y \leq 11 \ \wedge \ t + 10y \leq 130) \ \vee \\ (at \mathcal{L}_{3}^{1} \ \wedge \ at \mathcal{L}_{1}^{2} \ \wedge \ 1 \leq y \leq 11 \ \wedge \ t + 10y \leq 130 + \delta_{3\to 2}^{1}). \end{array}$$

This proof of timely termination resembles a mechanical, exhaustive case analysis of all possible state-time combinations that can occur during an execution of the two processes of the *increment-decrement* system. The *bounded-operator* proof of the desired bound on termination, on the other hand, closely follows the intuitive argument we outlined above.

#### Crossover rules

To mimic the informal argument for the timely termination of the *increment-decrement* system by a bounded-operator proof, we use the *crossover upper-bound* rule:

This rule is a modification of the temporal formula

$$(\diamondsuit_{\leq u}\,\hat{p}\,\wedge\,\Box_{< l}\,\hat{q}) \,\,\rightarrow\,\,\diamondsuit_{\leq u}\,(\hat{p}\,\wedge\,\hat{q}),$$

which is valid if u < l. The more complicated form of the rule is needed, because reasoning about lower bounds and reasoning about upper bounds are asymmetric: while bounded-invariance formulas refer, intuitively, to the last state before a transition is taken, bounded-response formulas refer to the first state after a transition is taken. This dichotomy is captured by the inverse verification condition

$$\{p\} (T - \tau_I)^- \{q\},$$

which requires that in any computation  $\rho = (\sigma, \mathsf{T})$  of S, if  $\sigma_{i+1}$  is a p-state and  $\sigma_{i+1} \neq \sigma_i$ , then  $\sigma_i$  is a q-state. Also observe that every computation of S whose first state falsifies the ready condition is the suffix of another computation of S whose first state satisfies ready. The S-soundness of the rule  $\diamondsuit$ -MIX follows.

We give here only a brief sketch of the bounded-operator proof for the bounded-response property

$$start \rightarrow \Diamond_{\leq 130} at \mathcal{L}_{4}^{1}$$

of the *increment-decrement* system. The derivation relies, as expected, on an interplay of lower-bound and upper-bound rules. First we show that within 10 time units  $P_1$  can increase the value of y at most to 10:

ready 
$$\rightarrow \square_{<11} (y \leq 10);$$

this is done by inductive lower-bound reasoning. Then we apply the crossover upper-bound rule  $\diamondsuit$ -MIX to the single-step upper bound

start 
$$\rightarrow \diamondsuit_{\leq 10} (at \mathcal{L}_1^2 \land x = 0),$$

thus obtaining the bounded-response property

start 
$$\rightarrow \diamondsuit_{\leq 10} (y \leq 10 \land at \mathcal{L}_1^2 \land x = 0).$$

From here we proceed by pure upper-bound reasoning, performing a case analysis on the locations of  $P_1$ .

While the crossover upper-bound rule combines a bounded-invariance property and a bounded-response property into a bounded-response property, its counterpart, the crossover lower-bound rule, yields a bounded-unless property:

This rule is S-sound, because it originates with the valid temporal formula (for u < l)

$$\left( \Box_{< l} \, \hat{p} \, \wedge \, \diamondsuit_{\leq u} \left( \hat{q} \, \mathsf{U} \left( \hat{q} \, \wedge \, \neg \hat{p} \right) \right) \right) \, \, \rightarrow \, \, \left( \hat{p} \, \mathsf{U}_{\geq l} \, \hat{q} \right).$$

Note that the last premise, which contains only an unbounded unless operator, can be established by untimed reasoning.

The crossover lower-bound rule U-MIX can be used to derive the lower bound

$$ready \rightarrow \Box_{<2} \neg at \mathcal{L}_4^1$$

of the increment-decrement system.

#### 9 Conclusions

The increment-decrement example illustrates the trade-off between bounded-operator reasoning and explicit-clock reasoning beautifully. Compare the two proofs of the upper bound on termination: while the bounded-operator (or "hidden-clock") style of real-time verification refers to time only through the relative offsets of time-bounded temporal operators, the explicit-clock style uses ordinary untimed temporal operators and refers to the absolute time in state formulas. Both styles trade off the complexity of the temporal proof structure against the complexity of the state invariants:

- The *hidden-clock* approach relies on complex proof structures similar to the proof lattices for establishing ordinary (untimed) *liveness* properties ([OL82],[MP84]) and uses relatively simple *local* invariants.
- The explicit-clock method employs only the plain unless rule an (untimed) safety rule but requires a powerful global invariant.

#### Open problems

There are several obvious problems that have been left open in this paper. Firstly, we presented bounded-operator proof rules and explicit-clock translations for the verification of bounded-invariance and bounded-response properties only. In a next step we wish to classify more complex real-time properties to obtain a hierarchy of real-time properties similar to the untimed hierarchy of temporal properties ([MP90]). Then we may look for proof methods for all classes of properties in the real-time hierarchy.

Secondly, we showed relative completeness of bounded-operator reasoning only in the case that the lower bounds and the upper bounds do not interfere with each other. The power of bounded-operator reasoning in the general case remains to be studied. We suspect that history information, say, in form of bounded past temporal operators is necessary to achieve relative completeness in the general case. Note that some information about the past of a state in a computation is available in explicit-clock reasoning, namely, in form of the delay counters.

Thirdly, and perhaps most importantly, we used the discrete time domain of the integers. This does not necessarily mean that all events happen at integer points in time, only that the time of events is recorded by a fictitious digital clock with finite precision ([Hen91b]). While verification may be more difficult, even impossible, in a continuous model of time ([AH90]), preliminary results indicate that in the case of timed transition systems, on one hand, and bounded-invariance and bounded-response properties, on the other hand, many of the techniques that we developed can be carried over to dense and continuous time domains.

Acknowledgment. We thank Rajeev Alur for many helpful discussions.

#### References

[AFH91] R. Alur, T. Feder, and T.A. Henzinger. The benefits of relaxing punctuality. In Proceedings of the Tenth Annual Symposium on Principles of Distributed Computing, pages 139-152. ACM Press, 1991.

- [AH90] R. Alur and T.A. Henzinger. Real-time logics: complexity and expressiveness. In Proceedings of the Fifth Annual Symposium on Logic in Computer Science, pages 390–401. IEEE Computer Society Press, 1990.
- [BH81] A. Bernstein and P.K. Harter, Jr. Proving real-time properties of programs with temporal logic. In *Proceedings of the Eighth Annual Symposium on Operating System Principles*, pages 1-11. ACM Press, 1981.
- [EMSS89] E.A. Emerson, A.K. Mok, A.P. Sistla, and J. Srinivasan. Quantitative temporal reasoning. Presented at the First Annual Workshop on Computer-aided Verification, Grenoble, France, 1989.
- [Har88] E. Harel. Temporal analysis of real-time systems. Master's thesis, The Weizmann Institute of Science, Rehovot, Israel, 1988.
- [Hen91a] T.A. Henzinger. Sooner is safer than later. Technical report, Stanford University, 1991.
- [Hen91b] T.A. Henzinger. The Temporal Specification and Verification of Real-time Systems. PhD thesis, Stanford University, 1991.
- [HLP90] E. Harel, O. Lichtenstein, and A. Pnueli. Explicit-clock temporal logic. In *Proceedings* of the Fifth Annual Symposium on Logic in Computer Science, pages 402-413. IEEE Computer Society Press, 1990.
- [HMP90] T.A. Henzinger, Z. Manna, and A. Pnueli. An interleaving model for real time. In Proceedings of the Fifth Jerusalem Conference on Information Technology, pages 717– 730. IEEE Computer Society Press, 1990.
- [Hoa85] C.A.R. Hoare. Communicating Sequential Processes. Prentice-Hall, 1985.
- [Jay88] D.N. Jayasimha. Communication and Synchronization in Parallel Computation. PhD thesis, University of Illinois at Urbana-Champaign, 1988.
- [KdR85] R. Koymans and W.-P. de Roever. Examples of a real-time temporal specification. In B.D. Denvir, W.T. Harwood, M.I. Jackson, and M.J. Wray, editors, The Analysis of Concurrent Systems, Lecture Notes in Computer Science 207, pages 231-252. Springer-Verlag, 1985.
- [Kel76] R.M. Keller. Formal verification of parallel programs. Communications of the ACM, 19(7):371-384, 1976.
- [Koy90] R. Koymans. Specifying real-time properties with metric temporal logic. Real-time Systems, 2(4):255-299, 1990.
- [KSdR<sup>+</sup>88] R. Koymans, R.K. Shyamasundar, W.-P. de Roever, R. Gerth, and S. Arun-Kumar. Compositional semantics for real-time distributed computing. *Information and Computation*, 79(3):210-256, 1988.
- [KVdR83] R. Koymans, J. Vytopil, and W.-P. de Roever. Real-time programming and asynchronous message passing. In Proceedings of the Second Annual Symposium on Principles of Distributed Computing, pages 187-197. ACM Press, 1983.

- [MP83] Z. Manna and A. Pnueli. Proving precedence properties: the temporal way. In J. Diaz, editor, ICALP 83: Automata, Languages, and Programming, Lecture Notes in Computer Science 154, pages 491-512. Springer-Verlag, 1983.
- [MP84] Z. Manna and A. Pnueli. Adequate proof principles for invariance and liveness properties of concurrent programs. Science of Computer Programming, 4(3):257-289, 1984.
- [MP89a] Z. Manna and A. Pnueli. The anchored version of the temporal framework. In J.W. de Bakker, W.-P. de Roever, and G. Rozenberg, editors, Linear Time, Branching Time, and Partial Order in Logics and Models for Concurrency, Lecture Notes in Computer Science 354, pages 201-284. Springer-Verlag, 1989.
- [MP89b] Z. Manna and A. Pnueli. Completing the temporal picture. In G. Ausiello, M. Dezani-Ciancaglini, and S. Ronchi Della Rocca, editors, ICALP 89: Automata, Languages, and Programming, Lecture Notes in Computer Science 372, pages 534-558. Springer-Verlag, 1989.
- [MP90] Z. Manna and A. Pnueli. A hierarchy of temporal properties. In Proceedings of the Ninth Annual Symposium on Principles of Distributed Computing, pages 377-408. ACM Press, 1990.
- [OL82] S. Owicki and L. Lamport. Proving liveness properties of concurrent programs. ACM Transactions on Programming Languages and Systems, 4(3):455-495, 1982.
- [Ost90] J.S. Ostroff. Temporal Logic of Real-time Systems. Research Studies Press, 1990.
- [PdR82] A. Pnueli and W.-P. de Roever. Rendez-vous with Ada: a proof-theoretical view. In Proceedings of the SIGPLAN AdaTEC Conference on Ada, pages 129-137. ACM Press, 1982.
- [PH88] A. Pnueli and E. Harel. Applications of temporal logic to the specification of realtime systems. In M. Joseph, editor, Formal Techniques in Real-time and Fault-tolerant Systems, Lecture Notes in Computer Science 331, pages 84-98. Springer-Verlag, 1988.
- [Pnu77] A. Pnueli. The temporal logic of programs. In Proceedings of the 18th Annual Symposium on Foundations of Computer Science, pages 46-57. IEEE Computer Society Press, 1977.
- [Pnu86] A. Pnueli. Applications of temporal logic to the specification and verification of reactive systems: a survey of current trends. In J.W. de Bakker, W.-P. de Roever, and G. Rozenberg, editors, *Current Trends in Concurrency*, Lecture Notes in Computer Science 224, pages 510-584. Springer-Verlag, 1986.
- [Ron84] D. Ron. Temporal verification of communication protocols. Master's thesis, The Weizmann Institute of Science, Rehovot, Israel, 1984.
- [SPE84] D.E. Shasha, A. Pnueli, and W. Ewald. Temporal verification of carrier-sense local area network protocols. In *Proceedings of the 11th Annual Symposium on Principles of Programming Languages*, pages 54-65. ACM Press, 1984.

Reproduced by NTIS
National Technical Information Service
U.S. Department of Commerce
Springfield, VA 22161

This report was printed specifically for your order from our collection of more than 2 million technical reports.

For economy and efficiency, NTIS does not maintain stock of its vast collection of technical reports. Rather, most documents are printed for each order. Your copy is the best possible reproduction available from our master archive. If you have any questions concerning this document or any order you placed with NTIS, please call our Customer Services Department at (703) 387-4660.

Always think of NTIS when you want:

- Access to the technical, scientific, and engineering results generated by the ongoing multibillion dollar R&D program of the U.S. Government.
- R&D results from Japan, West Germany, Great Britain, and some 20 other countries, most of it reported in English.

NTIS also operates two centers that can provide you with valuable information:

- The Federal Computer Products Center offers software and datafiles produced by Federal agencies.
- The Center for the Utilization of Federal Technology gives you access to the best of Federal technologies and laboratory resources.

For more information about NTIS, send for our FREE NTIS Products and Services Catalog which describes how you can access this U.S. and foreign Government technology. Call (703) 487-4650 or send this sheet to NTIS, U.S. Department of Commerce, Springfield, VA 22161. Ask for catalog, PR-827.

Name	
NameAddress	
Telephone	

- Your Source to U.S. and Foreign Government Research and Technology



U.S. DEPARTMENT OF COMMERCE Technology Administration National Technical Information Service Springfield, VA 22161 (703) 487-4650